[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**440 series:
***440FX (Natoma)       05/06/96...
***440LX (Balboa)       08/27/97...
***440BX (Seattle)      c:Apr'98...
***440DX (?)            c:?...
***440EX (?)            c:Apr'98...
***440GX (Marlinespike) 06/29/98...
***440ZX & 440ZX-66 (?) 01/04/99...
***440ZX-M (?)          05/17/99...
***440MX (Banister)     05/17/99...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C088     PC/XT Integration Chip                              <91
***Info:...
***Configurations:...
***Features:...
**UM82C230     286AT MORTAR Chip Set                               <91...
**UM82C210     386SX/286 AT Chip Set                               <91
***Info:
The  UM82C210 is  an enhanced  PC/AT compatible  chip set  which  is a
highly integrated VLSI implementation of the control logic used in the
IBM AT. Due to its flexible architecture, the UM82C210 can be used, in
any  80286 based  systems.  The  UM82C210 chip  set consists  of three
chips  which  are:  UM82C211  (System  Controller),  UM82C212  (Memory
Controller), and UM82C215 (Data /Address Buffer).

The UM82C211,  System controller, provides all control  signals for AT
bus   including  bus   synchronization.  In   order  to   meet  timing
requirements  for different peripheral  boards, the  UM82C211 provides
programmable command delays and wait states.

The  UM82C212, Memory  Controller, provides  both  conventional memory
access and Page  Interleaved memory access. The UM82C212  also has LIM
EMS features that  support up to 8 MB of  on-board DRAMs. In addition,
the Shadow  RAM feature of  the UM82C212 allows faster  execution BIOS
codes.

The  UM82C215, Data/Address  Buffer, provides  buffering  and latching
functions between address buses and  data buses. It also generates the
parity bit and detects parity errors.

***Configurations:...
***Features:...
**UM82C3xx     Twinstar & UM82C336F/N & UM82C39x [no datasheet]      ?...
**UM82C380     386 HEAT PC/AT Chip Set                             <91...
**UM82C480     386/486 PC Chip Set                                 c91...
**UM82C493/491 ??????????????? [no datasheet]                        ?...
**UM8498/8496  486 VL Chipset  "Super Energy Star Green"[no dsheet]c94...
**UM8881/8886  HB4 PCI Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8890       Pentium chipset [no datasheet]                        ?...
**
**Support Chips:
**UM82152      Cache Controller (AUStek A38152 clone)              <91...
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD7615     Desktop Buffer Manager                          <04/15/92
***Info:...
***Versions:...
***Features:
o   Allows the WD7XC10 based designs to work with a generic "Super l/O" 
    device or with the WD76C20 and WD76C30
o   Replaces majority of external "glue" logic, up to 13 devices:
    - AT bus address buffers with 24 mA drive
    - AT bus interrupt multiplexing, and interrupt pull ups.
    - AT bus DRQ multiplexing and internal pull downs.
    - Keyboard/mouse interrupt latching and clearing functions
    - A20 Gate logic
    - Controlling the IDE data bit 7 at address 3F7H.
o   Allows implementation of a desktop system with only three external 
    devices
o   Direct connect to AT address bus SA1 through SA19 and LA17 through 
    LA23 with 24 mA drive
o   DAC multiplexing and RESET generation
o   DRAM WE signal from WD76C10 inversion and buffering
o   SMEMR and SMEMW generation with 24mA direct drive
o   Divide by 2 or divide by 4 clock output
o   136-pin MQFP package



**WD7625     Desktop Buffer Manager                          <10/01/92...
**WD8120LV   Super I/O [no datasheet]                                ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...