[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82430TX     PCIset (Pentium) TX (Triton II) (82439TX)       02/17/97
***Notes:...
***Info:...
***Configurations:...
***Features:
o   Supports Mobile and Desktop
o   Supports the Pentium Processor Family Host Bus at 66 MHz and 
    60 MHz at 3.3V and 2.5V
o   PCI 2.1 Compliant
o   Integrated Data Path
o   Integrated DRAM Controller
    - 4 Mbytes to 256 MBytes main memory
    - 64-Mbit DRAM/SDRAM Technology Support
    - FPM (Fast Page Mode), ED0 and SDRAM DRAM Support
    - 6 RAS Lines Available
    - Integrated Programmable Strength for DRAM Interface
    - CAS-Before-RAS Refresh, Extended Refresh and Self 
      Refresh for EDO
    - CAS-Before-RAS and Self Refresh for SDRAM
o   Integrated L2 Cache Controller
    - 64MB DRAM Cacheability
    - Direct Mapped Organization-Write Back Only
    - Supports 256K and 512K Pipelined Burst SRAM and DRAM Cache
      SRAM
    - Cache Hit Read/Write Cycle Timings at 3-1-1-1
    - Back-to-Back Read/Write Cycles at 3-1-1-1-1-1-1-1
    - 64K x 32 SRAM also supported
o   Fully Synchronous, Minimum Latency 30/33-MHz PCI Bus Interface
    - Five PCI Bus Masters (including PIIX4)
    - 10 DWord PCI-to-DRAM Read Prefetch Buffer
    - 18 DWord PCI-DRAM Post Buffer
    - Multi-Transaction Timer to Support Multiple Short PCI 
      Transactions
o   Power Management Features
    - PCI CLKRUN# Support
    - Dynamic Stop Clock Support
    - Suspend to RAM (STF)
    - Suspend to Disk (STD)
    - Power On Suspend (POS)
    - internal Clock Control
    - SDRAM and EDO Self Refresh During Suspend
    - ACPI Support
    - Compatible SMRAM (C_SMRAM) and Extended SMRAM (E_SMRAM)
    - SMM Writeback Cacheable in E_SMRAM Mode up to 1 MB
    - 3.3/5V DRAM, 3.3/5V PCI 3.3/5V Tag and 3.3/2.5 SRAM Support
o   Test Features
    - NAND Tree Support for all Pins
o   Supports the Universal Serial Bus (USB)
o   324-Pin MBGA 430TX PCIset Xcelerated Controller (MTXC) with
    integrated Data Paths


**82450KX/GX  PCIset (Pentium Pro) KX/GX (Mars/Orion)         11/01/95...
**
**Support Chips:
**82091AA     Advanced Interface Peripheral (AIP)                  c93...
**8289        Bus Arbiter (808x)                                   c79...
**82289       Bus Arbiter for iAPX 286 Processor Family            c83...
**82258       Advanced Direct Memory Access Coprocessor(ADMA) 01/01/84...
**82335       High-Integration Interface Device For 386SX      c:Nov88...
**82360SL     I/O Subsystem                                   10/05/90...
**82370       Integrated System Peripheral (for 82376)         c:Oct88...
**82371FB/SB  PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95...
**82371MX     Mobile PCI I/O IDE Xcelerator (MPIIX)           11/01/95...
**82371AB     PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4)     02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB)   c:Mar93...
**82378       System I/O (SIO) (82378IB and 82378ZB)           c:Mar93...
**82379AB     System I/O-APIC (SIO.A)                           <Dec94...
**82380       32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB  PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384       Clock Generator and Reset Interface                  c86...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C546/547     Python PTM3V                                     c:94
***Notes:...
***Info:...
***Configurations:...
***Features:
o   100% PC/AT compatible
o   Fully supports the 3.3V/5.0V Pentium processors
o   Three chip solution:
    - 82C547 System Controller (SYSC) (160-pin PQFP)
    - 82C546 AT Bus Controller (ATC) (208-pin PQFP)
    - 82C206 Integrated Peripheral Controller (IPC) (84-pin PLLC 
      or 100-pin PQFP)
o   Two buffer/translator support chips:
    - 82C606A (100-pin PQFP)
    - 82C606B (100-pin PQFP)
o   Supports Pentium CPU address pipelining
o   1X clock source, supporting systems running Pentium processor 
    bus clocks up to 60MHz
o   Write-back, direct-mapped cache with size selections:
    64KB, 128KB, 256KB, 512KB, 1MB and 2MB
o   Programmable cache write policy: write-back or write-through
o   Fully programmable cache and DRAM read/write cycles
o   Supports 3-2-2-2 cache burst read cycles at 60MHz
o   Built-in tag auto-invalidation circuitry
o   Support for two programmable non-cacheable memory regions
o   Options for cacheable, write-protected, system and video BIOS
o   Supports two banks of 64-bit wide DRAMs with 256KB, 512KB, 1MB
    2MB, 4MB and 8MBx36 Page Mode
o   Supports DRAM configurations up to 128MB
o   Supports 3-3-3-3 pipeline DRAM burst cycles
o   DRAM post write buffer
o   Support for flash ROM
o   Shadow RAM option
o   Hidden refresh with CAS-before-RAS refresh supported
o   High-performance 32-bit local bus support
o   Performance-oriented snoop-line comparator for VL/ISA
    bus masters
o   External DMA page register
o   Turbo/slow speed selection
o   Asynchronous CPU and VL bus interface
o   AT bus clock speed programmability
o   Transparent 8042 emulation for Fast CPU Reset and GATEA20 
    generation
o   Supports Ports 92h, Gate A20, and Fast Reset
o   Mixed voltage (3.3V and 5.0V), low-power, high speed, 0.8
    micron CMOS technology

**82C556/7/8     Viper [no datasheet]                                ?...
**82C556/7/8N    Viper-N  Viper Notebook Chipset             <05/25/95...
**82C556M/7M/8E  Viper-N+ Viper Notebook Chipset                  c:96...
**82C566/7/8     Viper-Max Chipset Scalable MultiMedia PC Solution   ?...
**82C571/572     486/Pentium                                      c:93...
**82C576/7/8     Viper Xpress  [no datasheet]                        ?...
**82C576/8/9     Viper XPress+ [no datasheet, some info]     <01/16/97...
**82C596/597     PTMAWB Pentium Adaptive Write-back (Cobra)       c:93...
**82C650/1/2     Discovery (Pentium Pro) [no datasheet]              ?...
**82C681/2/6/7   386/486WB EISA                                   c:92...
**82C683         386/486AWB EISA [no datasheet]                      ?...
**82C693/6/7     Pentium uP Write Back Cache EISA                 c:93...
**82C700         FireStar                                         c:97...
**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**FE2010/A      XT CPU controller integrated Circuit         >11/22/85
***Notes:...
***Info:...
***Versions:...
***Features:...
**FE2011        CPU Core Logic for PS/2 Model 30 Compatible       c:87...
**FE3400/B      80286-Based AT Compatible CPU Core Logic (12 MHz) c:86...
**FE3500/B      80286-Based AT Compatible CPU Core Logic (12 MHz) c:87...
**FE3600/A/B/C  16/20MHz AT Chip set                              c:88...
**FE5300        CPU Core Logic for PS/2 Model 50/60 Compatibles   c:87...
**FE5400        CPU Core Logic for PS/2 Model 50/60 Compatibles   c:87...
**FE6500        CPU Core Logic for PS/2 Model 70/80 Compatibles   c:88...
**WD6400SX/LP   CPU Core Logic for PS/2 386SX Compatibles          <90...
**WD6500        CPU Core Logic for PS/2 386DX/486 Compatible       <90...
**WD7600A/LP/LV System Chip Set for 80286 or 80386SX         <11/25/91...
**WD7700/LP     System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD7855        System controller for 80386SX                <09/25/92...
**WD7900/LP/LV  System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD8110        System controller for 80386DX/486            <11/30/93...
**
**Support Chips:
**WD76C20x   Floppy, RTC, IDE and Support Logic Device       <11/25/91...
**WD76C30x   Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615     Desktop Buffer Manager                          <04/15/92...
**WD7625     Desktop Buffer Manager                          <10/01/92...
**WD8120LV   Super I/O [no datasheet]                                ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved