[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**CS4000   WinCHIPS                 (64200/84021/84025)            c92
***Info:
The  WinCHIPS CHIPSet  is a  three chip  set that  includes  the 64200
Wingine windows Accelerator and the CS4021 PC CHIPSet (two chips).

The  WinCHIPS  solution is  specifically  designed  to enable  systems
companies to offer modular PCs that allow the end user to upgrade both
microprocessor and graphics  performance simultaneously. With WinCHIPS
CHIPSet based  systems, PC users  can easily migrate to  more powerful
microprocessors and add or  upgrade cache memory subsystems to achieve
maximum  computing performance.  Simultaneously,  the WinCHIPS  system
solution provides the ability of Wingine to scale graphics performance
in  proportion  to  increasing  microprocessor  speed.   

The two-chip systems logic elements of WinCHIPS support all 32-bit X86
microprocessors,  including i80386DX,  Am386,  Super38600, Super38605,
i80486SX, i80468DX, and i80486DX2  microprocessors running at up to 50
MHz clock frequencies.

The  WinCHIPS solution  memory  controller technology  is designed  to
offer  the greatest  performance  for both  cache-based and  non-cache
based designs. Moreover, the flexible WinCHIPS architecture allows end
users  to add  a  cache subsystem  when  upgrading to  microprocessors
running 25 MHz or faster.

For non-cache 486SX designs, the WinCHIPS' patented page mode and page
interleaved memory controller supports DRAM Burst transfer for systems
running  up to  25 MHz.  For cache-based  Super38605, and  486DX class
systems, WinCHIPS  supports 64K to  512K of direct mapped,  write back
cache  memory.  the WinCHIPS  cache  architecture  integrates a  write
buffer and zero wait state cache writes for maximum performance.

The WinCHIPS solution is unique in the industry in providing automatic
system wide performance benefits as  end users upgrade to faster, more
powerful microprocessors.  This is accomplished with the 64200 Wingine
Memory Bus Architecture which can support up to two banks of dual port
VRAM  video memory  on  the microprocessor  memory  bus.  Because  the
required video  memory control logic  is integrated into  the WinCHIPS
4021 Bus/DRAM  Controller, video  memory can  be mapped  directly into
main memory where it is linearly addressed by the microprocessor.

By allowing  the processor to  access video memory  directly, graphics
functions performed by  the processor, such as BIT  BLTing, scale with
overall  processor power.  Hence  the bottleneck  inherent in  today's
local abus and ISA bus graphics subsystems is removed.  With the 64200
Wingine, the  performance of  the display scales  correspondingly with
microprocessor power.

WinCHIPS is the  industry's first CHIPSet to offer  an advanced set of
hardware  features  designed to  specifically  support the  SuperState
System  Management   Architecture  found  on   the  Super38605  micro-
processors.

***Configurations:...
***Features:...
**CS4021   ISA/486                  (84021/84025)                  c92...
**CS4031   CHIPSet                  (84031/84035)              5/10/93...
**CS4041/5 CHIPSet                  (84041/84045)              2/10/95...
**CB8291   ELEAT                    [no datasheet]                 c90...
**CB8295   ELEATsx                  [no datasheet]                 c90...
**82C100   IBM PS/2 Model 30/Super XT                                ?...
**82C110   IBM PS/2 Model 30/Super XT                                ?...
**82C235   Single Chip AT (SCAT)                                   c89...
**82C836   Single Chip 386sx (SCATsx)                              <91...
**F8680/A  PC/CHIP Single-Chip PC                                  c93...
**
**Support Chips:
**64200    (Wingine) High Performance 'Windows Engine'         c:Oct91...
**82C206   Integrated Peripheral Controller                        c86...
**82C601/A Single Chip Peripheral Controller                 <08/30/90...
**82C607   Multifunction Controller                             <Jun88...
**82C710   Universal Peripheral Controller                     c:Aug90...
**82C711   Universal Peripheral Controller II                  c:Jan91...
**82C712   Universal Peripheral Controller II                  c:Jan91...
**82C721   Universal Peripheral Controller III                 c:May93...
**82C735   I/O Peripheral Controller With Printgine            c:Jul93...
**82C835   Single CHIP 386sx AT Cache Controller               c:Apr91...
**F87000   Multi-Mode Peripheral Chip                         11/23/93
***Info:
The F87000  Multi-Mode Peripheral  Chip is a  companion to  the F8680A
PC/CHIP single-chip PC. By strapping  pins to select the desired mode,
the F87000 device becomes one of four integrated peripheral chips that
extend the functionality of PC/CHIP.

Chips and Technologies, Inc. has designed the F87000 chip specifically
for use  with the F8680A  microchip to accommodate  portable computing
devices   and  embedded   control   applications  where   integration,
conservation of board space, and power consumption are critical.

In  PCMCIA  card  implementations,  card buffering  and  isolation  is
recommended for  design robustness,  especially in rugged  use enviro-
nments.  The buffering ensures that  the PCMCIA card receives a strong
clean  signal, while the  isolation provides  both the  protection for
"hot card insertion" and is hardwired for turning off power to a card.
Hardware isolation,  supported with Power  Management SuperState code,
minimizes the system’s power  consumption.  PCMCIA card slots that are
not properly buffered and isolated run  a high risk of a system crash/
failure if the cards are inserted/removed while the slot is powered.

The PC/CHIP F87000 is designed to be used in four modes. 
o    Mode 1 ---- Single PCMCIA card buffering support provides:
     • 20-bit address buffer.
     • 16-bit bidirectional data buffer.
     • Buffering for five control signals.
o    Modes 2 and 3 ---- Dual PCMCIA card buffering support provides:
     • Individual address buffering (64MB each).
     • Individual data bus buffering.
     • Two OR gates.
o    Mode 4 ---- Multifunctional mode provides:
     • Keyboard circuitry interfacing to a 16 x 8 keyboard matrix.
     • Clock divider conversion of 14.31818MHz to 1.8432MHz output 
       (divide by 7.77).
     • Parallel printer port.
     • IDE interface.
     • 7-bit configuration ports plus external select for port 
       expansion.

***Versions:...
***Features:...
**Other:...
**Disk:...
**Video:...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved