[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**82C601/A Single Chip Peripheral Controller <08/30/90
***Notes:...
***Info:
The 82C601 single chip peripheral controllers is the second generation
of our Multifunction Controller product line.
This chip is an LSI implementation of the most commonly used
peripheral devices found in an IBM PC, XT or AT. The chip features 16
mA drivers for the output buffers, such as the host data bus and
parallel port data bus. It incorporates two 16450 compatible UARTs,
one enhanced parallel port (with bi-directional capability), and IDE
compatible hard disk interface and various chip selects (in the
MOTHERBOARD Application) or select pins and Game port decodes (in the
ADAPTER Application). Decoding logic and support for main, auxiliary
and standby power supplies and software configurable base addresses
for these devices, operational modes and interrupts are also
included. This chip supports 2 applications:
MOTHERBOARD Application where all the ports are relocatable. An
Integrated Drive electronics Interface, and various Chip Selects
(Floppy Disk, Real Time Clock and a General Purpose) have been added
for this mode. Power management aspects of the 82C601 in the
MOTHERBOARD Application include modular power down through PWRGD
pin. When the chip is powered down (i.e. when PWRGD is inactive) the
current draw should be less than 50 micro-Amps, all the inputs are
disabled, and all outputs are tri-stated. the contents of all the
registers are preserved, as long as power supply to the 82C601 is
maintained.
ADAPTER Application where the base address for the ports are
determined by the select pins (PSPz, SSPs, ASPs, and PPS); except for
game port, it is fixed @ 200H- 207H. -GAMERD and -GAMEWR outputs are
provided to minimize external gate count.
The host interface is PC compatible, i.e. DO-D7, A0-A9, -IOR, -IOW,
AEN, INTR1, INTR2, INTR3, INTR4, and RESET, and can be connected
directly to the bus. The data buffers (DO-D7, PD0-PD7, IDED7) are
capable of sinking 16 mA @ 0.5v, the parallel port control signals are
open collector with internal pull up resistors; and are capable of
sinking 16 mA @ 0.5V.
The UARTs implement fully functional serial links. Programmable
character length, parity generation and detection, stop-bit generation
and baud rate generation are provided. Double buffering is used so
that precise synchronization is unnecessary. Status information is
accessible to the CPU by reading internal registers. MODEM control
lines are provided, as are internal diagnostic functionality and
interrupt prioritization. Support for an auxiliary power system (such
as that derived from a telephone line or RS232 link) permits an 82C601
in a battery-powered device to consume no battery power until an
incoming character is detected.
The parallel port can be configured for output only (printer
application) or input and output (bi-direction}.
The configuration RAM and circuitry support programmable base
addresses for all registers internal to the chip. This permits
creation of a menu-driven program for system configuration. Selection
of sources for interrupts; enabling and configuring of on-chip
subsystems (UARTS. parallel port. etc.) and control of the
configuration process itself are also handled with this RAM and its
associated circuitry. The remainder of this data sheet will consider
each of the aforesaid subsystems individually. Sections containing
more general design data for the chip as a whole are at the end along
with electrical and physical characteristics.
***Versions:...
***Features:...
**82C607 Multifunction Controller <Jun88...
**82C710 Universal Peripheral Controller c:Aug90...
**82C711 Universal Peripheral Controller II c:Jan91...
**82C712 Universal Peripheral Controller II c:Jan91...
**82C721 Universal Peripheral Controller III c:May93...
**82C735 I/O Peripheral Controller With Printgine c:Jul93
***Info:
The CHIPS 82C735 enhanced I/O peripheral controller is a single-chip
solution offering complete I/O capabilities for PC/AT and PC/XT
motherboard applications. The controller is configured via
software. The 82C735 features a floppy disk controller, a digital data
separator, two 16550 compatible UARTs, an enhanced bidirectional
parallel port interface called Printgine, IDE interface control logic,
and a game port chip select. For more information about these
systems, see the Functional Description [see datasheet].
4MB FLOPPY DISK CONTROLLER
The floppy disk controller is software compatible with 765B and 82077
controller functions. It provides a 4MB perpendicular recording format
as well as the standard floppy drive format for 5.25-inch and 3.5-inch
media. The controller supports two drives directly and up to four
drives with an external decoder.
DIGITAL DATA SEPARATOR
The digital data separator is capable of data transfer rates up to
1MB/sec and requires no external components.
NS16550 UARTS AND IDE
The two licensed NS16550 UARTs are improved versions of the NS16450
UARTs. They are provided with individual 16-byte FIFOs to relieve the
CPU of excessive software overhead and are still capable of running
existing 16450 software.
The IDE control logic provides a complete IDE interface for embedded
hard disk drives.
MOUSE PORT LOGIC
The 82C735 controller features optional PS/2 style mouse port logic
with BIOS and driver support. Only one of the UARTs can be used when
the mouse is operational.
PRINTGINE PARALLEL PORT INTERFACE
The parallel port interface, Printgine, is a multiprotocol interface
capable of supporting both unidirectional and bidirectional transfer
modes. It is fully compatible with ISA and PS/2 in the standard modes,
and also supports Microsoft ECP, EPP, and fast Centronics in the
enhanced modes. The output on the control pins switch to become
bidirectional TTL drivers in the fast modes. This makes the port run
faster than is possible with the open-drain drivers provided for the
standard modes.
Printgine provides an economical mechanism for significantly improving
the throughput of an improved parallel port that is upward compatible
with the existing parallel port. The interface can operate in five
different modes: standard (ISA-style unidirectional), bi-di
(PS/2-style bidirectional), Microsoft ECP, EPP, and fast
Centronics. The standard and bi-di modes are compatible with existing
parallel port protocols.
The ECP, EPP, and fast Centronics protocols are enhanced bidirectional
modes that achieve dramatic improvement by implementing the protocols
in hardware. The fast Centronics mode is capable of a data transfer
rate of 200KB/sec, while the ECP and EPP modes are capable of data
transfer rates of 2MB/sec, compared to 15KB/sec in the standard mode.
POWER MANAGEMENT
The 82C735 is provided with several power management features that are
controllable through hardware or software. In hardware, the device
can be completely powered down through a powerdown pin. In this mode,
all inputs are disabled, all outputs are inactive, and the contents of
all registers are preserved (as long as the power supply is
maintained). In software, the device allows each port to be powered
down independently.
***Versions:...
***Features:...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved