[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**CS4041/5 CHIPSet                  (84041/84045)              2/10/95
***Info:...
***Configurations:...
***Features:
o   Local Bus
    - VESA  Local Bus 2.0 Compatible
    - Full L1 Write Back Cache Support
    - Up to 3 LDEV#s and 3 sets of LREQ# / LGNT# pairs provided 
      directly
    - Read and write bursting from VL Masters supported
o   DRAM Controller
    - 8 banks of DRAMs supported (4 double banks SIMMs, etc.)
    - Page mode and page interleave
    - 256K, 1M, 4M, and 16M deep DRAMs supported
    - Direct Drive RAS
    - Direct drive CAS, DWE, and MA for up to 36 DRAM chips
    - Hidden refresh with staggered RAS
    - SMM memory support
    - Variety of timing modes for system optimization
o   Cache Controller
    - Direct mapped, external tag, internal comparator
    - 16 byte line size
    - 64K, 128K, 256K, 512K or 1M size
    - Write back or Write through
    - Single bank or dual bank (word interleaved) cache
    - Multiple timing modes supported for cost performance tradeoff
o   Power Management
    - SMI support
    - Many power management features can be utilized without SMI
    - Internal Clock switching and stopping
    - Intel, AMD, and Cyrix support
    - Event monitoring
    - I/O restart capability
o   Integrated Local Bus IDE
    - Requires only 3 TTL
    - Support for 8 drives (4 connectors)
    - Data port accesses accelerated via local bus accesses
    - Timing modes selectable for each drive
o   Keyboard Controller
    - Integrated state machine based keyboard controller
    - Mouse port included
    - Keylock input provided on a multifunction pin

**CB8291   ELEAT                    [no datasheet]                 c90...
**CB8295   ELEATsx                  [no datasheet]                 c90...
**82C100   IBM PS/2 Model 30/Super XT                                ?...
**82C110   IBM PS/2 Model 30/Super XT                                ?...
**82C235   Single Chip AT (SCAT)                                   c89...
**82C836   Single Chip 386sx (SCATsx)                              <91...
**F8680/A  PC/CHIP Single-Chip PC                                  c93...
**
**Support Chips:
**64200    (Wingine) High Performance 'Windows Engine'         c:Oct91...
**82C206   Integrated Peripheral Controller                        c86...
**82C601/A Single Chip Peripheral Controller                 <08/30/90...
**82C607   Multifunction Controller                             <Jun88...
**82C710   Universal Peripheral Controller                     c:Aug90...
**82C711   Universal Peripheral Controller II                  c:Jan91
***Info:
The 82C711/712 Universal Peripheral  Controller II (UPC II) are single
chip  controllers offering  a complete  I/O solution  for the  PC-XT &
PC-AT   environments.  The   82C711   and  82C712   chips  are   nearly
operationally and pin identical.

The  82C711  supports the  MOTHERBOARD  application.  It provides  one
enhanced parallel port  (printer/bi-directional), two 16450 UARTs, one
IDE  XT/AT  hard  disk  interface  and  floppy  disk  controller.  The
configuration is  software controllable which can  be integrated into
system BIOS. Power management is  done through the PWRGD pin. When the
chip is powered down (PWRGD  inactive), the current drawn is less that
250  micro  amp.   All  inputs  are  disabled  and   all  outputs  are
inactive. The contents of all  the registers are preserved, as long as
the power supply to the 82C711 is maintained.

The 82C712 supports the  ADAPTER applications. It provides one printer
port,  two  16450 UARTs,  IDE  AT  hard  disk interface,  floppy  disk
controller, and one game port chip select.

The 82C711/712 feature 24 mA  drives for the output buffers, including
the  host data  bus  and parallel  port  data bus.  The floppy  output
drivers  are  capable  of  sinking  48mA. The  host  interface  is  PC
compatible and  can be connected  directly to the bus  (DO-D7, A0-A9,
IOR, IOW, AEN, IRQ3, IRQ4, FINTR, PINTR, and RESET).

***Versions:...
***Features:...
**82C712   Universal Peripheral Controller II                  c:Jan91...
**82C721   Universal Peripheral Controller III                 c:May93...
**82C735   I/O Peripheral Controller With Printgine            c:Jul93...
**82C835   Single CHIP 386sx AT Cache Controller               c:Apr91...
**F87000   Multi-Mode Peripheral Chip                         11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...