[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**CS8230 386/AT (82C301/302/303/304/305/306)cFeb87
***Notes:...
***Info:
The CS8230-16-20-25 AT/386 CHIPSet is a seven chip VLSI implementation
of most of the system logic to control an iAPX 386 based system. The
CHIPSet is designed to offer a 100% PC AT compatible integrated
solution. The flexible architecture of the CHIPSet allows it to be
used in any iAPX386 based system design, such as CAD/CAE workstations,
office systems, industrial and financial transaction systems.
CS8230 CHIPSet combined with CHIPs 82C206, Integrated Peripherals
Controller, provides a complete PC AT compatible system using only 40
components plus memory devices.
The CS8230 CHIPSet consists of one 82C301 Bus Controller, one 82C302
Page/Interleave Memory Controller, one each of 82A303 and two 82A304
Address Bus Interfaces, two 82A305 or 82B305 Data Bus Interfaces, and
a 82A306 Control Signal Buffer. An all CMOS CS8232-16, and CS8232-20
CHIPSet allow OEM's to reduce the form factor, size and weight of
their portable, laptop machines due to the reduced power requirements,
the reduced cooling requirements and the reduced buffering
requirements of the CHIPSet. In particular, the all CMOS CS8232-16 and
CS8232-20 CHIPSet will reduce a system's power consumption requirement
by at least half that of an NMOS/BIPOLAR/CMOS based system.
The only difference between the CS8232 CHIPSet and the CS8230 CHIPSet
is that the bipolar parts (82A303, 82A304, 82A305, 82A306) in the
CS8230 CHIPSet have been replaced with CMOS parts (82C303, 82C304,
82C305, 83C306). The difference between the new CMOS parts is that the
drive capability is 12 mA as opposed to 24 mA in the bipolar parts.
The CHIPSet supports a local CPU bus, a 32-bit system memory bus, and
AT buses as shown in the System Block Diagram [see datasheet]. The
82C301 and 82A306/82C306 provide the generation and synchronization of
control signals for all buses. The 82C301 also supports an independent
AT bus clock, and allows for dynamic selection of the processor clock
between the 16-20-25MHz clock and the AT bus clock. The 82A306
provides buffers for bus control signal in addition to other
miscellaneous logic functions.
The 82C302 Page/Interleave Memory Controller provides an interleaved
memory subsystem design with page mode operation. It supports 1 MB to
16 MB of DRAMs with combinations of 256Kbit and 1 Mbit DRAMs. The
processor can operate at 16-20-25 MHz with zero wait state memory
accesses.
The 82A303/82C303 and 82A304/82C304 interface between all address
buses and the addresses needed for proper data path conversion. Two
82A305/82C305/82B305 are used to interface between the local, system
memory, and AT data buses. In addition to having high current drive,
they also perform the conversion necessary between the different sized
data paths.
System Overview
The CS8230 is designed for use in 80386-based systems and provides
complete support for the IBM PC AT bus. There are four buses supported
by the CS8230 as shown in the AT/386 system block diagram [see
datasheet]: the CPU local bus (A and D), the system memory bus (MA and
MD. the IO Channel bus (SA and SD), and the X bus (XA and XD). The
system memory bus is used to interface to DRAM's controlled by the
82C302. The IO channel bus refers to the bus supporting the AT bus
adapters which could be either 8 bit devices or 16 bit devices. The X
bus refers to the peripheral bus to which the DMA controllers and
timers are attached in an IBM PC AT. The X bus has only an 8-bit data
path. The term "AT bus" is used to refer to the IO channel bus and X
bus. Provisions are also made for user extension of the IO channel to
a 32 bit bus.
***Configurations:...
***Features:...
**CS8231 TURBO CACHE-BASED 386/AT (82C301/307/303/304/305/306) c86...
**CS8232 CMOS 386/AT (82C301/302/303/304/305/306) c86...
**CS8233 PEAK/386 AT (Cached) (82C311/82C315/82C316) c:Dec90...
**CS8236 386/AT (82C301/2/3/4/5/6/206) c86...
**CS8237 TURBO CACHE-BASED 386/AT (82C301/7/3/4/5/6/206) c86...
**CS8238 CHIPS/280 & 281 (386 MCA)(82C321/322/325/223/226) c:Aug89...
**CS82310 PEAK/DM 386 AT (82C351/82C355/82C356) c91...
**CS8281 NEATsx (386SX) (82C811/812/215/206) c:Dec89...
**CS8283 LeAPset-sx (82C841/82C242/82C636) c:Mar90...
**CS8285 PEAKsx (82C836/82C835) c91...
**CS8288 CHIPSlite-sx (82C836/82C641/82C835) c?...
**CS4000 WinCHIPS (64200/84021/84025) c92...
**CS4021 ISA/486 (84021/84025) c92...
**CS4031 CHIPSet (84031/84035) 5/10/93...
**CS4041/5 CHIPSet (84041/84045) 2/10/95...
**CB8291 ELEAT [no datasheet] c90...
**CB8295 ELEATsx [no datasheet] c90...
**82C100 IBM PS/2 Model 30/Super XT ?
***Info:
The 82C100 is a single chip implementation of most of the system logic
necessary to implement a super XT compatible system with PS/2 Model 30
functionality using either an 8086 or 8088 microprocessor. The 82C100
can be used with either 8 or 16-bit microprocessors. The 82C100
includes features which will enable the PC manufacturer to design a
super PS/2 Model 30/XT compatible system with the highest performance
at 10 MHz zero wait state system with an 8086, the highest
functionality With dual clock and 2.5 MB DRAM (with integrated
Extended Memory System control logic), the lowest power implementation
by utilizing the on-chip power management features and the highest
inte- gration with the lowest component count SMT design.
The 82C100 can be combined with CHIPs‘ 820601 Multifunction Controller
and 82C451 VGA Graphics Controller to provide a high performance, high
integration PS/2 Model 30 type system.
The 82C100 supports most of the peripheral functions on the P8/2 Model
30 planar board: 8284 compatible clock generator with the option of 2
independent oscillators. 8288 compatible bus controller, 8237 comp-
atible DMA controller, 8259 compatible interrupt controller, 8254
compatible timer/counter, 8255 compatible peripheral I/O port, XT Key-
board interface, Parity Generation and Checking for DRAM memory and
memory controller for DRAM and SRAM memory sub-systems.
The 82C100 enables the user to add P8/2 Model 30 superset
functionality on the planar board: dual clock with synchronized
switching between the two clocks, built-in Lotus-Intel-Microsoft (LIM)
EMS support for up to 2.5 Megabytes of DRAM and power management
features for SLEEP mode as well as SUSPEND/RESUME Operations. The
SLEEP and SUSPEND/RESUME features help in preserving the battery life
in laptop portable applications.
The 82C100 Supports a very flexible memory architecture. For systems
with DRAMs, the DRAM controller supports 64K, 256K and 1M DRAMs. These
DRAMs can be organized in four banks of up to a maximum of 2.5 MB on
the planar board. The 2.5 MB memory can be implemented with 2 banks
of 1M x 1 DRAMs, partitioned locally as 640KB of real memory and
1.875MB of EMS memory, For systems which require low operating power
and minimum standby power dissipation, the chips provide the decode
logic which in conjunction with external decoders allows selection of
up to 640KB of static RAM. This option is useful in laptop portable
applications.
The 82C100 is packaged in a 100-pin plastic flatpack.
***Configurations:...
***Features:...
**82C110 IBM PS/2 Model 30/Super XT ?...
**82C235 Single Chip AT (SCAT) c89...
**82C836 Single Chip 386sx (SCATsx) <91...
**F8680/A PC/CHIP Single-Chip PC c93...
**
**Support Chips:
**64200 (Wingine) High Performance 'Windows Engine' c:Oct91...
**82C206 Integrated Peripheral Controller c86...
**82C601/A Single Chip Peripheral Controller <08/30/90...
**82C607 Multifunction Controller <Jun88...
**82C710 Universal Peripheral Controller c:Aug90...
**82C711 Universal Peripheral Controller II c:Jan91...
**82C712 Universal Peripheral Controller II c:Jan91...
**82C721 Universal Peripheral Controller III c:May93...
**82C735 I/O Peripheral Controller With Printgine c:Jul93...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved