[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91
***Info:
The HT22 is an advanced PC/AT compatible, single-chip 80386SX/80286
system design solution. This highly integrated single chip allows
simple, low cost system design options while featuring high perfor-
mance, low power consumption, and minimum board space require-
ments. Advanced memory management features include support for page
mode, 2 or 4-way interleaving in both pipelined and non-pipelined
modes. The EMS 4.0 hardware implementation features dual sets of 32
registers with full context support for highest performance
optimization of extended local memory accesses. An advanced EMS
hardware write-protect option has been added for maximum EMS 4.0
compatibility. The HTZ2 supports 256K, 1M and 4MB DRAMs in 1 by 1 and
1 by 4 device configurations for up to 20MB of on-board system memory.
16MB is addressed directly by system resources, the remainder
addressed by the EMS mode.
A flexible Shadow RAM option for System and Video BIOS as well as 8-
16-bit BIOS options adds to overall design versatility.
A complete PC/AT compatible system with advanced features may be
implemented with minimal external support logic. The HT22 performs all
CPU and peripheral support functions in a single chip. Integrated
device functions include DMA Controllers, a Memory Mapper, Timers,
Counters, Interrupt Controllers, a Bus Controller and all supporting
circuitry for PC core logic requirements. The chip also contains all
the necessary address buffers, data transceivers, memory drivers,
parity checking and supporting circuitry for a complete high
performance computer solution. An asynchronous AT Bus clock allows
for a constant 8MHz Bus clock rate for highest bus device compat-
ibility as defined in IEEE Spec P996. This device is packaged in a
208-pin Plastic Quad Flat Pack.
***Configurations:...
***Features:...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89
***Info:
GENERAL DESCRIPTION
The W860450/P is an improved specification version of the W86C250A
Universal Asynchronous Receiver/Transmitter [UART). The improved
specifications ensure compatibility with the state-of-the-art
CPUs. Functionally, the W860450/P is equivalent to the INS8250A of the
National Semiconductor. The W86C450/P is fabricated using WINBONDâs
CMOS process. The W860450/P performs serial-to-parallel conversion on
data characters received from a peripheral device or a MODEM, and
parallel-to-serial conversion on data characters received from the
CPU. The CPU can read the complete status of the W860450/P at any time
during the functional operation. Status information reported includes
the type and condition operation. Status information reported
includes the type and condition of the transfer operations being
performed by the W860450/P, as well as any error conditions (parity,
overrun, framing, or break interrupt).
The W860450/P includes a programmable baud rate generator that is
capable of dividing the timing reference clock input by divisors of l
to (2^16 - 4), and producing 16x clock for driving the internal
transmitter logic. Provisions are also included to use this 16x clock
to capability and a processor-interrupt system. Interrupts can be
programmed to the user's requirements, minimizing the computing
required to handle the communications link.
***Versions:...
***Features:...
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved