[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92
***Notes:...
***Info:...
***Versions:...
***Features:...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5595       Pentium PCI System I/O                          <12/24/97
***Notes:...
***Info:...
***Versions:...
***Features:
o   Integrated PCI-to-ISA Bridge
    − Translate s  PCI Bus Cycles into ISA Bus Cycles.   
    − Translate s ISA Master or DMA Cycles into PCI Bus Cycles.
    − Provide s a Dword Post Buffer for PCI to ISA Memory cycles.
    − Two 32 bit Prefetch/Post Buffers Enhance the DMA and ISA 
      Master Performance.
    − Fully Compliant to PCI 2.1.
o   Supports both Desktop and Mobile Advanced Power Management Logic
    − Meets ACPI 1.0 Requirements.
    − Supports Both ACPI and Legacy PMU.
    − Supports Suspend to RAM.
    − Supports Suspend to Hard Disk.
    − Optionally Tri−state ISA bus in low power state.
    − Supports Battery Management and LB/LLB/AC Indicator.
    − Supports CPU's SMM Mode Interface.
    − Supports CPU Stop Clock.
    − Supports Power Button of ACPI.
    − Supports three system timers and SMI# watchdog timer.
    − Supports Automatic Power Control.
    − Supports Modem Ring−in, RTC Alarm Wake up.
    − Supports Thermal Detection.
    − Supports GPIOs, and GPOs for External Devices Control.
    − Supports Programmable Chip Select.
    − Supports PCI Bus Power Management Interface Spec. 1.0
    − Supports Pentium II Sleep State.
o   Enhanced DMA Functions
    − 8-, 16- bit DMA Data Transfer.
    − Two 8237A Compatible DMA Controllers with Seven Independent
      Programmable Channels.
    − Provide the Readability of the two 8237 Associated Registers.
    − Support Distributed DMA.
    − Support PC/PCI DMA.
    − Per DMA channel programmable in legacy, DDMA or PC/PCI DMA mode
      operation.
o   Integrated Two 8259A Interrupt Controllers
    − 14 Independently Programmable Channels for Level-  or Edge-
      triggered Interrupts.
    − Provide the Readability of the two 8259A Associated Registers.
    − Support Serial IRQ.
    − Support the Reroutability for the PCI Interrupts.
o   Three  Programmable 16-bit Counters compatible with 8254
    − System Timer Interrupt.
    − Generate Refresh Request.
    − Speaker Tone Output.
    − Provide the Readability of the 8254 Associated Registers.
o   Integrated Keyboard Controller
    − Hardwired Logic Provides Instant Response.
    − Supports PS/2 Mouse Interface.
    − Supports Keyboard Password Security or Hot Key Power On 
      Function.
    − Supports Hot Key "Sleep" Function.
    − Programmable Enable and Disable for Keyboard Controller and 
      PS/2 Mouse.
o   Integrated Real Time Clock(RTC) with 256B CMOS SRAM
    − Supports ACPI Day of Month Alarm/Month  Alarm.
    − Supports various Power Up events, such as Button Up, Alarm Up, 
      Ring Up, GPIO5/PME0# Up, GPIO10/ PME1# Up, Password Security Up, 
      and Hotkey Up.
    − Supports various Power Down Events, like Software Power-down, 
      Button Power-down, and ACPI S3 Power-down.
    − Supports Power Supply ’98.
    − Provides RTC year 2000 solution.
o   Integrated Frequency Ratio Control Logic for Pentium II CPU
o   Universal Serial Bus Host Controller
    − Open HCI Host Controller with Root Hub.
    − Two USB Ports.
    − Supports Legacy Devices.
    − Supports Over Current Detection.
o   Integrated Hardware Monitor Logic
    − Up to 5 Positive Voltage Monitoring Inputs.
    − Two Fan Speed Monitoring Inputs.
    − One Temperature Sensings.
    − Supports thermister- or diode- temperature sensing for Pentium 
      II CPU.
    − Threshold Comparison of all Monitored  Values.
o   Supports I2C Serial Bus/ SMBUS 
o   Supports 2MB Flash ROM Interface
o   208  pins PQFP Package
o   5V CMOS Technology

**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD76C20x   Floppy, RTC, IDE and Support Logic Device       <11/25/91
***Info:
GENERAL DESCRIPTION

The  WD76C20 is  a member  of  the WD7600  chip set  which provides  a
cost-effective,  power-efficient   solution  to  PC   systems  design,
especially those  relating to "lap-top" devices. The  set includes the
WD76C10, the WD76C20, and the WD76C30 as shown in Figure 1-1. Together
these chips  provide all necessary  logic to build a  fully integrated
system board for several  varieties of IBM PC/AT compatibles including
systems using 80286, 80386SX, and 80C286 processors.

As  part  of  this  chip  set, the  WD76C20  provides  these  integral
functions:
o Bus Interface Logic
o IDE Interface
o Chip Select Logic
o Floppy Disk Controller
o Real Time Clock
o Suspend/Resume Logic

The Floppy  Disk Controller (FDC) component  provides necessary timing
and signalling between the host  processor peripheral bus and a floppy
disk drive through a cable connector.

The Real Time Clock  component provides calendar and clock information
for the system.

The IDE Interface  controls buffering between the system's  AT Bus and
PC/AT compatible IDE drive interface.

The  Bus  Interface  Logic  controls  buffering of  data  between  the
system's AT Bus and the WD76C20.

The  Chip Select  Logic section  provides decoding  for  selected chip
functions both within the WD76C20 and on the PC/AT motherboard.

Suspend/Resume  Logic provides  support  for chip  set power-down  and
resume sequences.

***Versions:...
***Features:...
**WD76C30x   Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615     Desktop Buffer Manager                          <04/15/92...
**WD7625     Desktop Buffer Manager                          <10/01/92...
**WD8120LV   Super I/O [no datasheet]                                ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved