[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94
***Notes:...
***Info:
OPTi's  82C822 VESA  local bus  to PCI  Bridge (PCIB)  chip is  a high
integration  208-pin PQFP  device designed  to work  with VESA  VL bus
compatible core logic chipsets.  The 82C822 PCIB provides interface to
the high performance PCI bus and is fully compliant to the PCI Version
2.0 specification. The 82C822 requires  no glue logic to implement the
PCI  bus interface  and hence  it allows  designers to  have  a highly
integrated  motherboard with  both VESA  local bus  and PCI  local bus
support. The PCIB chip  offers premium performance and flexibility for
VESA VL-based desktop systems running up to 50MHz. The 82C822 PCIB can
be used with  OPTi's 82C802G core logic and  82C602 buffer chipsets to
build a  low cost and  power efficient 486-based desktop  solution. It
also works  with OPTi 82C546/547  chipset to build a  high performance
PCI/VL solution based on the Intel P54C processor.

The 82C822 PCIB provides all of the control, address and data paths to
access  the PCI  bus from  the  VESA Local  bus (VL  bus). The  82C822
provides  a  complete  solution  including data  buffering,  latching,
steering, arbitration, DMA and  master functions between the 32-bit VL
bus and the 32-bit PCI bus.

The PCIB works seamlessly with  the motherboard chipset bus arbiter to
handle all requests of the host  CPU and PCI bus masters, DMA masters,
I/O relocation  and refresh. Extensive register and  timer support are
designed into the 82C822 to implement the PCI specification.

The 82C822 is a  true VESA to PCI bridge. It  has the highest priority
on  CPU accesses  after cache  and system  memory. It  generates LDEV#
automatically  and  then  compares  the addresses  with  its  internal
registers to determine whether the current  cycle is a PCI cycle. When
a cycle  is identified  as PCI  cycle, the 82C822  will take  over the
cycle and then return RDY# to the CPU. If not, the 82C822 will give up
the  cycle to  the local  device  or, in  the  case of  an ISA  slave,
generate a  BOFF# cycle to the  CPU. This action will  abort the cycle
and allow the CPU to rerun the cycle.

The 82C822 includes  registers to determine shadow  memory space, hole
locations  and sizes  to allow  the 82C822  to determine  which memory
space should be local and which is located on the ISA bus. Upon access
to memory, the 82C822 can determine whether  or not the cycle is a PCI
access by comparing the cycle with its internal registers.

***Versions:...
***Features:...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C110 Combination I/O chip                                      ?
***Info:
The VL82C110  Combination I/O  chip replaces  several of  the commonly
used peripherals  found in  PC/AT-compatible computers.   The VL82C110
contains a 765A compatible floppy  disk controller with a digital data
clock separator, writ precompensation  logic and the necessary control
registers.  It also contains two 16C450 compatible UARTs, a Centronics
compatible printer port,  and an internal PMU  (power management unit)
which  is  useful  in  applications where  low  power  consumption  is
essential. Additionally,  a PLL clock  circuit is included  to provide
one of seven of the commonly used CPU clock frequencies.  This 100-pin
chip allows designers to implement a very cost-effective, minimum chip
count motherboard  containing functions  that are common  to virtually
all PCs.

The  internal  PMU provides  a  Sleep  output  which OS  asserted  via
automatically after a programmable time  delay period of inactivity in
any of the major on-chip  functions. Conversely, the sleep output will
be  de-asserted when  any activity  is detected  to any  of the  major
on-chip functions.

The on-chip UARTs are 100% software compatible with the VL16C450 ACE.

The bidirectional  parallel port  provides a PS/2  software compatible
interface between a Centronics-style  printer and the VL82C110. Direct
drive is  provided so that all  that is necessary to  interface to the
line  printer  is  a resistor-capacitor  network.   The  bidirectional
feature  (option)  is  software   programmable  for  backwards  PC/AT-
compatibility.

The  on-chip  disk  controller  OS  100% compatible  to  the  industry
standard  765A.  The  internal digital  data separator  is  capable of
operating up to  a 500 kb/s data rate.  The Controller also implements
all of the DP8473 disk controller functions.

The necessary signals  are provided to implement  the Integrated Drive
Electronics (IDE) interface.

A 24 MHz oscillator is included  for UART baud rate generation and the
floppy  disk  controller clock,  It  is  also  used to  generate,  via
software control, a 20, 25, 32, 40,  50, 66 or 80 MHz output which can
be used as a CPU input clock. This feature may be disabled at power-up
reset time.

Software  configurable registers  are provided  to enable  and disable
major blocks, assign addresses, and control other functions within the
VL82C110.

***Versions:...
***Features:...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved