[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
**SL82C470   'Mozart' 486/386 EISA chipset                     c:Dec91
***Info:...
***Configurations:...
***Features:
o   100% EISA compatible
o   20/25/33/50 MHz 80486 DX/SX CPU operation
o   25/33/40 Mhz 80386DX CPU Operation
o   Integrated write back cache controller with built-in tag comparator
o   Concurrent CPU-cache and EMA/master operations with bus snooping
o   Only ten TTL components are required
o   Complete EISA system can be built on a baby AT sized motherboard
o   Flexible cache size from 64KB to 1MB
o   Page mode DRAM operation supporting 1 to 4 banks up to 256MB
o   Video/system BIOS, shadowing and caching
o   Supports both conventional and concurrent configurations
o   Inclusive secondary cache for snoop filtering
o   Synchronous EISA bus clock
o   Transparent Gate A20 and CPU reset
o   CPU local bus device support
o   Supports 80387, 80487SX and Weitek 3167/4167 co-processors
o   Decoupled refresh without holding CPU
o   Staggered DRAM refresh to minimize power supply noise
o   Rlch set of register options to allow customization
o   Three 160-pin PQFP packages in low power and high speed 0.8um CMOS 
    Technology
**SL82C490   'Wagner' 486?              [no datasheet]               ?...
**SL82C550   'Rossini' Pentium          [no datasheet]            c:95...
**
**Support Chips:
**SL82C365    Cache Controller (for 386DX/SX)                     c:91...
**SL82C465    Cache Controller (for 486/386DX/SX)                 c:91...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**Later P-Pro/II/III/Celeron
***Notes (Unverified Information!):...
***VT82C691/2BX     Apollo Pro & Pro II           May 98...
***VT82C693         Apollo Pro+                   Dec 98...
***VT82C693A        Apollo Pro 133                Jul 99...
***VT82C694X/MP/Z/A Apollo Pro 133A, 133+ & 133Z  Oct 99...
***VT82C694T        Apollo Pro 133T...
***VT8601           PN133 (ProSavage) (mobile)...
***VT8601/A/T       PM601, PLE133, PLE266 & PLE133T (ProMedia)...
***VT8604/T         PL133 & PL133T (ProSavage)...
***VT8605/6         PM133 & PM133T (ProMedia-II), (ProSavage)...
***VT8607/8         PM266 & PM266T (ProSavageDDR)...
***VT8613           PN266T (mobile)...
***VT8633           Apollo Pro 266                Sep 00...
***VT8653           Apollo Pro 266T & PX-266
Chips:
[VT8653] (North Bridge)
[VT8233] (South Bridge)
[VT8101] (PCI-X Bridge)
CPUs:          Single or Dual P-III, Celeron, Pentium III Tualatin, C3 
Bus Speed:     66/100/133 MHz 
DRAM Types:    SDRAM DDR 200/266, PC100/PC133 SDRAM, Reg SDRAM,VCSDRAM 
Memory bus:    200/266 MHz DDR, 100/133 MHz SDRAM 
Max Mem:       4 GB 
ECC/Parity:    ?
PCI Bus:       2.1 
AGP speed:     4× 

Some places call the version with the optional PCI-X Bridge the "PX-266".

***VT8622/23        CLE266 (mobile)...
***VT????           CM400                         Jan 04...
***Others:...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...