[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**530/5595       (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98
***Info:
The P5  A.G.P./VGA chipset, SiS530/5595, provides  a high performance/
cost index  Desktop/Mobile solution  for the Intel  Pentium P54C/P55C,
AMD K5/K6/K6-II, Cyrix M1/M2 and  other compatible Pentium CPU with 3D
A.G.P. VGA system.

The Host,  PCI, 3D A.G.P.  Video/Graphics & Memory  Controller, SiS530
integrates the  Host- to-PCI bridge,  the PCI interface, the  L2 cache
controller, the  DRAM controller, the high  performance hardware 2D/3D
VGA controller, and the PCI IDE controller.

The   Host  interface   supports   Synchronous/Asynchronous  Host/DRAM
clocking configuration to eminently improve the system performance and
DRAM compatibility issues.

The L2 cache controller can support up to 2 MB P.B. SRAM, and the DRAM
controller  can support  SDRAM  memory  up to  1.5  GBytes with  three
double-sided  SDRAM  DIMMs  configuration.  The cacheable  DRAM  sizes
support up to 256 MBytes.

The built-in fast PCI IDE controller supports the ATA PIO/DMA, and the
Ultra DMA33/66 function  that support the data transfer  rate up to 66
MB/s. It provides the separate data path for two IDE channels that can
eminently improve the performance under the multi-tasking environment.

The A.G.P. internal  interface is supported for integrated  H/W 3D VGA
controller. The  integrated VGA controller  is a high  performance and
targeted at  3D graphics application.  In addition,  the integrated 3D
Video/Graphics controller adopts the  64bits 100MHz host bus interface
high  technology  to  improve  the performance  eminently.   To  cost-
effective the PC system, the  share system memory architecture will be
adopted and  it can flexibly using  the 2MB, 4MB and  8MB frame buffer
size  from programming  the system  BIOS. [something  got  confused in
translation  there  didn't it?]  To  enhance  the system  performance,
SiS530 also supports the local  frame buffer solution and memory sizes
can support up to 8MB with SDRAM and SGRAM.

In addition  to provide  the standard interface  for CRT  monitors, it
also  provides  the Digital  Flat  Panel  Port  (DFP) for  a  standard
interface  between  a  personal  computer  and a  digital  flat  panel
monitor. This  port allows a host  computer to connect  directly to an
external  flat panel  monitor without  the need  for analog-to-digital
conversion  found  in most  flat  panel  monitors  today. As  for  DVD
solution,  the  integrated 3D  VGA  controller  also  support DVD  H/W
accelerator to improve the DVD playback performance.

The SiS5595 PCI  system I/O integrates the PCI-to-ISA  bridge with the
DDMA, PC/PCI DMA  and Serial IRQ capability, the  ACPI/Legacy PMU, the
Data  Acquisition   Interface,  the  Universal   Serial  Bus  host/hub
interface,  and the  ISA  bus  interface which  contains  the ISA  bus
controller, the DMA controllers, the interrupt controllers, the Timers
and  the  Real Time  Clock  (RTC).  It  also integrates  the  Keyboard
Controller and PS/2 mouse interface that can support keyboard power on
function  for users  to power  on system  by entering  the hot  key or
password from  keyboard. The built-in  USB controller, which  is fully
compliant to  OHCI (Open Host Controller Interface),  provides two USB
ports  capable  of  running  full/low  speed USB  devices.   The  Data
Acquisition Interface  offers the ability of  monitoring and reporting
the environmental  condition of  the PC. It  could monitor  5 positive
analog voltage inputs, 2 Fan speed inputs, and one temperature input.

In  addition, SiS5595  also supports  ACPI function  to  meet Advanced
Configuration and Power Interface (ACPI) 1.0 specification for Windows
98 environment,  it can support power-management  timer, Power button,
Real-time  clock alarm  wake up,  more  sleeping state,  ACPI LED  for
sleeping and  working state, LAN wake  up, Modem Ring In  wake up, and
OnNow initiative function.

***Configurations:...
***Features:...
**540            (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x            SoC (System-on-chip)                        <03/14/02...
**
**Support chips:
**85C206     Integrated Peripheral Controller [no datasheet]         ?...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**SL9011   System Controller (80286/80386SX/DX, 16/20/25MHz)    <Jan90
***Info:
The SL9011 System Controller is  a member of VIA's FlexSet family that
efficiently integrates the PC/ AT system control logic.

The SL9011  is part of  the Core AT  Logic that implements  the system
logic  which  is common  to  the  microprocessors  80286, 80386SX  and
80386DX. Up  to 25 MHz performance  is supported.  In  addition to the
SL9011,  the  Core  AT  Logic   chips  consists  of  the  SL9020  Data
Controller,  the  SL9025  Address  Controller, the  SL9030  Integrated
Peripheral Controller and the SL9X50/1 Memory Controller.

The SL9011 provides the AT  System Control Logic. It generates all the
major clocks for an AT compatible system design along with the command
and  control signals  for both  the system  and peripheral  busses. It
interfaces with  the CPU  to determine  the type of  the bus  cycle to
execute,  and  generates  the  CPU  READY signal.  The  SL9011  System
Controller contains logic to make conversions between 16-bit and 8-bit
data accesses. It also generates the control signals necessary for the
80287, 80387SX and 80387DX Numeric Processors.

The SL9011 controls all  bus activity and provides arbitration between
the CPU,  DMA, External  Master devices and  the Refresh logic.  It is
designed using  advanced 1.5 micron,  double layer metal  CMOS process
and is offered in a 100 pin plastic flatpack package.

SL9011 operates in four basic modes. First and most common, is the CPU
mode. This mode is active any time CPUHLDA is low.

The other modes  can only be active when CPUHLDA  is high. These modes
are DMA  mode, External  Master Mode, or  Refresh Mode. If  the inputs
NAEN1 or NAEN2  are active, the SL9011 is in DMA  mode and the command
bus is driven from the inputs on the peripheral bus.

***Versions:...
***Features:...
**SL9020   Data Controller                                      <Jan90...
**SL9025   Address Controller                                   <Jan90...
**SL9030   Integrated Peripheral Controller                     <Jan90...
**SL9090/A Universal PC/AT Clock Chip                           <oct88...
**SL9095   Power  Management Unit                                    ?...
**SL9151   80286 Page Interleave Memory Controller (16-25MHz)        ?...
**SL9250   80386SX Page Mode Memory Controller (16/20MHz 8MB)        ?...
**SL9251   80386SX Page Interleave Memory Controller         <04/13/90...
**SL9252   80386SX System and Memory Controller              <06/12/90...
**SL9350   80386DX Page Mode Memory Controller (16-25MHz 16MB)       ?...
**SL9351   80386DX Page Interleave Memory Controller (33MHz)         ?...
**SL9352   80386DX System and Memory Controller              <06/12/90...
**SLXXXX   Other chips...
**
**VT82C470     "Jupiter", Chip Set (w/o cache) 386 [no datasheet]    ?
**VT82C475     "Jupiter", Chip Set (w/cache) 386   [no datasheet]    ?
**VT82C486/2/3 "GMC chipset"            [no datasheet, some info]    ?...
**VT82C495/480 "Venus" Chip Set                    [no datasheet]    ?
**VT82C495/491 ? EISA Chip Set          [no datasheet, some info]  <93...
**VT82C496G    Pluto, Green PC 80486 PCI/VL/ISA System       <05/30/94...
**VT82C530MV   3.3V Pentium chipset [no datasheet, some info]<05/30/94...
**VT82C570M    Apollo Master, Green Pentium/P54C             <06/22/95...
**VT82C580VP   Apollo VP,  Pentium/M1/K5 PCI/ISA System      <02/15/96...
**VT82C580VPX  Apollo VPX, VPX/97, Pentium with 66/75MHz Bus <01/09/97...
**VT82C590     Apollo VP2, VP2/97, Single-Chip Pentium 66MHz <01/10/97...
**VT82C597/AT  Apollo VP3, Single-Chip for Pentium with AGP  <10/03/97...
**VT82C598MVP  Apollo MVP3,Single-Chip 66/75/83/100MHz & AGP <09/22/97...
**VT8501       Apollo MVP4,Single-Chip 66-100MHz & AGP       <11/04/98...
**VT82C680     Apollo P6, Pentium-Pro Chip Set               <08/30/96...
**Support chips:
**VT82C505     Pentium/486 VL to PCI Bridge                  <05/30/94...
**VT82C586/A/B PCI Integrated Peripheral Controller          <10/13/96...
**VT82C596/A   Mobile PCI Integrated Peripheral Controller   <11/05/97...
**VT82C686A/B  PCI Super-I/O Integrated Peripheral Ctrl.     <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved