[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C822 PCIB (VLB-to-PCI bridge) c:94
***Notes:...
***Info:...
***Versions:...
***Features:
o Fully compliant to the PCI V2.0 Specification
o Up to four PCI masters
o Supports system operational speeds of 25, 33, 40, and 50MHz
o Provides central arbiter to arbitrate the bus requests between:
- host CPU
- PCI masters
- DMA/ISA masters
- Refresh
o Offers programmable priority scheme for both the central arbiter
and DMA channels:
- Fixed
- Rotating
- Fixed/Rotating combination
o Burst mode PCI accesses to local memory support
o Combine host CPU sequential writes into PCI burst write cycles
o Interfaces with all OPTi's VL chipset solutions
o Single 208-pin PQFP (Plastic Quad Flat Pack)
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C852 Multi I/O For XT <91
***Info:
The Multi-I/O chip, UM82C852 is an integrated chip of UM82C450,
UM82C11, UM82C8167. This chip is a Multi-I/O for PC/XT and PS2 model
30.
The 82C450 asynchronous communications element (ACE) performs
serial-to-parallel conversion on data characters received from
peripheral devices or modems, and parallel-to-serial conversion of
data characters transmitted by the CPU. The complete status of the ACE
can be read at any time during functional operation by CPU. The
information obtained includes the type and condition of the transfer
operations being performed and error conditions.
The 82C11 parallel port provides the user with a bidirectional
parallel data port that fully supports the parallel Centronics type
printer.
The 82C8167 real time clock includes an addressable real time counter,
56 bits of static RAM with an on chip oscillation circuit which can
generate the 32,768 Hz time base.
The 82C852 is packaged in a 68-pin plastic leaded chip carrier.
***Versions:...
***Features:...
**UM82C206 Integrated Peripheral Controller <91...
**UM82c45x Serial/Parallel chips ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved