[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
**GCK113 80386 AT Compatible Chip Set c:oct89
***Info:
The GCK131 Chip Set, of three highly integrated HCMOS microchips,
supports an 80386 microprocessor-based computer system in AT-compat-
ible mode at speeds up to 25 MHz.
This high performance three chip set allows the implementation of a
powerful computer system with just these components: an 80386
Microprocessor, a keyboard controller, a real time clock, six bipolar
devices and up to 24 Mb of memory.
System configuration data is stored in an external EEPROM to eliminate
the need for DIP switches and jumpers. Register data for memory and
I/O wait states, command delays, and recovery times can be con-
veniently programmed for the system user through software.
The chip set, using interleaving and page mode access techniques,
supports six banks of 32-bit RAM. System BIOS and video BIOS can be
'shadowed' to RAM for faster operation. And ROM accesses can be con-
figured to as low as 1 wait state for optimum performance.
GC131 Peripheral Controller
This single chip effectively replaces two 8259, two 8237, 8254 , an
LS612, and other devices. The chip interfaces with an 8042 keyboard
controller, real time clock, parallel ports, serial ports, speaker and
the EEPROM used for power up configuration.
GC132 CPU/Memory Controller
This powerful chip decodes the processor address and control lines and
generates the RAS , CAS, and chip select signals required for memory
management. Both static and dynamic memories can be used. The GC132
Controller features both paged and interleaved memory access techni-
ques that improve overall system throughput.
GC133 Bus Bridge Interface
[no text]
***Configurations:...
***Features:...
**GCK181 Universal PS/2 Chip Set c:Mar89...
**HT11 Single 286 AT Chip [no datasheet] <Aug90...
**HT12/+/A Single 286 AT Chip with EMS support c:Aug90...
**HT18 80386SX Single Chip c:Sep91...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
**TACT82000 3-Chip 286 [no datasheet] c89
***Notes:
Mentioned in TACT82411 datasheet.
This chip *Might* be part of it.
TACT82206 I/O controller (Possibly compatible with C&T 82206)
**TACT82411 Snake Single-Chip AT Controller c90...
**TACT82S411 Snake+ Single-Chip AT Controller [no datasheet] c91...
**TACT83000 AT 'Tiger' Chip Set (386) c89...
**TACT84500 AT Chip Set (486, EISA) [no datasheet, some info] c91...
**Other:...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved