[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93
***Notes:...
***Info:
The 82496 Cache Controller and multiple 82491 Cache SRAMs combine with
the Pentium processor to form a CPU Cache chip set designed for high
performance servers and function-rich desktops. The high speed
interconnect between the CPU and cache components has been optimized
to provide zero-wait state operation. This CPU Cache chip set is
fully compatible with existing software, and has new data integrity
features for mission critical applications.
The 82496 cache controller implements the MESI write-back protocol for
full multiprocessing support. Dual ported buffers and registers allow
the 82496 to concurrently handle CPU bus, memory bus, and internal
cache operation for maximum performance.
The 82491. is a customized high-performance SRAM that supports 32, 64,
and 128-bit wide memory bus widths, 16, 32, and 64 byte line sizes,
and optional sectoring. The data path between the CPU bus and memory
bus is separated by the 82491, allowing the CPU bus to handshake
synchronously, asynchronously, or with a strobed protocol, and
allowing concurrent CPU bus and memory bus operations.
***Configurations:...
***Features:...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83777F/87F Power I/O (Multi I/O) <95
***Info:...
***Versions:...
***Features:
o Compatible with IBM PC AT disk drive systems
o Variable write pre-compensation with track selectable capability
o DMA enable logic
o Non-burst mode DMA option
o Supports floppy disk drives and tape drives
o Detects all overrun and underrun conditions
o Data rate and drive control registers
o Built-in address mark detection circuit to simplify the read
electronics
o IBM PC system address decoder
o Supports up to two embedded hard disk drives (IDE AT BUS)
o Single 24 MHz crystal input
o Two high-speed 16550 compatible UARTs with 16-byte send/receive
FlFOs
o MIDI compatible
o Fully programmable serial-interface characteristics:
- 5, 6, 7 or 8-bit characters
- Even, odd or no parity bit generation/detection
- 1, 1.5 or 2 stop bits generation
o Internal diagnostic capabilities:
- Loop-back controls for communications link fault isolation
- Break, parity, overrun, framing error simulation
o Programmable baud generator allows division of 1.8461 MHz by 1 to
(2^16 - 1)
o Compatible with IBM parallel port
o Supports parallel port with bi-directional lines
o Supports Enhanced Parallel Port (EPP)
- Compatible with IEEE 1284 specification
o Supports Extended Capabilities Port (ECP)
- Compatible with IEEE 1284 specification
o Extension FDD mode supports disk drive B through parallel port
o Extension Adapter Mode supports pocket devices through parallel
port
o Extension 2FDD mode supports disk drives A and B through parallel
port
o JOYSTICK mode supports joystick through parallel port
o Programmable configuration settings
o Immediate or automatic power-down mode for power management
o All hardware power-on settings have internal pull-up or pull-down
resistors as default value
o FDD anti-virus functions with software write protect and FDD
write enable signal, write data signal force inactive
o Packaged in 100-pin QFP
W83777F:
o Supports up to four 3.5-inch or 5.25-inch floppy disk drives
o Completely compatible with industry standard 82077
o 360K/720K/1.2M/1.44M/2.88M format
o 250K, 300K, 500K, 1M bps data transfer rate
o Supports vertical recording format
o 16-byte data FIFOs
o Pins and functions downward compatible with W83757F, W83757AF,
W83767F, and W83787F
W83787F:
o Supports up to four 3.5-inch or 5.25-inch floppy disk drives
o Completely compatible with industry standard 765
o 360K/720K/1.2M/1.44M format
o 250K, 300K, 500K bps data transfer rate
o Pins and functions downward compatible with W83757F, W83757AF,
and W83767F
**W83877F WINBOND I/O (Multi I/O) <96...
**W83877TF/TG/TD WINBOND I/O (Multi I/O) c97...
**W83977F/G/AF/AG WINBOND I/O (Multi I/O) c97...
**W83977TF WINBOND I/O (Multi I/O) c97...
**W83977EF WINBOND I/O (Multi I/O) <98...
**W83977ATF WINBOND I/O (Multi I/O) <98...
**
**Disk Controller:
**W83759/A/F/AF Advanced VL-IDE Disk Controller <96...
**W83769 Local Bus IDE Solution <94...
**
**UARTS:
**W86C250A UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89...
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved