[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82384       Clock Generator and Reset Interface                  c86
***Notes:...
***Info:
The  M82384  combines  a   third-overtone  crystal  oscillator,  reset
synchronizing circuitry,  and address  status circuitry onto  a single
chip for easy timing and  control of Military 386 microprocessor-based
systems.

The M82384  contains a clock generator/driver that  provides two clock
signals for the Military microprocessor-based systems. The CLK2 signal
generated  by  the  M82384  meets  the  Military  386  processor  CLK2
requirements, and the CLK  signal indicates the Military 386 processor
phase. The  M82384 also  generates a synchronous  reset signal  from a
schmitt-trigger  reset input,  and provides  an Address  Status signal
that  has guaranteed setup  and hold  timing with  respect to  the CLK
output.

***Versions:...
***Features:...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92
***Notes:...
***Info:...
***Versions:...
***Features:...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5595       Pentium PCI System I/O                          <12/24/97
***Notes:...
***Info:
SiS5595  is a  highly integrated  system I/O  that constitutes  a high
performance, rich featured, yet glueless solution for both Pentium and
Pentium  II  systems.   

The SiS5595 PCI  system I/O integrates the PCI-to-ISA  bridge with the
DDMA and PC/PCI  DMA, Serial IRQ capability, the  ACPI/Legacy PMU, the
Data  Acquisition   Interface,  the  Universal   Serial  Bus  host/hub
interface,  and the  ISA bus  interface,  which contains  the ISA  bus
controller, the  DMA controllers,  the interrupt controllers,  and the
Timers.  It also integrates the Keyboard controller, and the Real Time
Clock (RTC).  The built-in USB controller, which is fully compliant to
OHCI (Open Host Controller  Interface), provides two USB ports capable
of running full/low speed  USB devices. The Data Acquisition Interface
offers  the  ability of  monitoring  and  reporting the  environmental
condition  of the  PC.  It  could monitor  5  positive analog  voltage
inputs, 2  Fan speed inputs,  and one external temperature  inputs. It
also integrates the automatic power control logic to control the power
ON/OFF for ATX power supply.  In addition, SiS5595 also integrates the
thermal  detection and frequency  ratio control  logic for  Pentium II
CPU.

***Versions:...
***Features:...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...