[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
**93C488 5x86/486 Single Chip PCI controller <Aug96
***Info:
ALD93C488 is the worlds first single chip 486/5x86 core logic that
supports Pipeline Burst/Burst (PB) Synchronous SRAM for L2 cache
implementation. This innovative feature results in much superior
performance than the previous generation core logic design that uses
Asynchronous SRAM for L2 cache. ALD93C488 also features one of the
highest integration in the market and requires only DRAM, BIOS and 9
pieces TTL to complete a cost-effective PCI/ISA system that supports
all available 486 pinout CPUs up to bus speed of 50 MHz.
Employing state-of-the-art 0.6 Micron CMOS technology, ALD93C488
integrates the PB Cache Controller, DRAM Controller, ISA Peripheral
Controllers ( Interrupt Controller, DMA Controller, Timer/Counter,
Real-time Clock and Keyboard Controller ), PCI and ISA Interface and
an Enhanced Local Bus IDE Interface into a single 208 QFP ( Quad Flat
Pack ) IC.
Applying the same technique as the latest Pentium systems, the PB
Cache Controller achieves 3,1,1,1 burst cycle with Pipeline Burst
Synchronous SRAM. Write Back Cache Policy is employed for better CPU
bandwidth utilization. Cache size can range from 128 KB to 1 MB. The
DRAM Controller supports Page, Fast Page and EDO DRAM for maximum
compatibility and ultimate performance. Four banks of DRAM, from 1 MB
to 256 MB, can be accessed, with Auto-detection of memory type and
size.
The PCI Interface meets the requirements of PCI Specifications 2.1
(5V). To support PCI cards that have on-board intelligence, two PCI
Bus Masters can be used. In addition to Host-to-PCI Byte Merging, a
4-level Host-to-PCI Write Buffer is designed to ensure maximum system
throughput. The built-in Enhanced Local Bus IDE Interface supports up
to 4 IDE devices (PIO Mode 4 timing). Advanced features like Address
Swapping between Primary and Secondary IDE Ports and separate
Master/Slave modes are implemented. To make computers environmentally
friendly, ALD93C488 is equipped with integrated power management
technique to stop or slow down the CPU.
***Configurations:...
***Features:...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**Other chips:
***Video:
UM487 HCGA Controller
UM587 VGA Controller
UM6845/A/B CRT Controller
UM6845R/RA/RB CRT Controller
UM6845E/EA/EB CRT Controller
UM70C171/-50/-65 Color Palette with Triple 6-Bit DAC
UM8321 CRT Controller
UM8312 CRT Controller
UM9007 CRT Controller
No datasheet for these, not sure if some exist:
UM84C408 VGA 1MB
UM85C408AF VGA 1MB?
UM85C418 ?
UM86C408 VGA? 1MB
UM86C418 VGA? 1MB, + IDE controller
UM8710 VGA, PCI, 32bit RAM
UM9502 25-80MHz clock chip
UM70C171 6bit DAC
UM70C178 15/16bit DAC, similar to Sierra Mark3
UM70C188 24bit DAC
***Disk:...
***Peripheral:...
***Other:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved