[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93
***Notes:
Date source: TimelineDateSort7_05.pdf

Information taken from: 
            1995_Intel_Pentium_Processors_and_Related_Components.pdf*
                                         8249x Cache controllers.pdf**

>*  Datasheet dated Oct'93
>** Datasheet undated, whole document dated '95

The info and features section have  been solely sourced from the first
source.   The  second source  provides  far  more detail.   Additional
information in  the configurations section  has been sourced  from the
second.

This  chip was  used on  the Pentium  66MHz CPU  complexes of  Intel's
Xpress platform.   Specifically the  BXCPUPENT66 (Single  66MHz, eight
82491s) and BXCPU2XPENT (Dual 66 MHz,  eight 82491s). Also found on P5
60/66MHz CPU complexes of IBM 9595/PC Server 300/500 systems.

***Info:...
***Configurations:...
***Features:...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82152      Cache Controller (AUStek A38152 clone)              <91
***Info:...
***Versions:...
***Features:
o   Controls 32-kB, 4-way, set-associative cache
o   Available in 16-MHz, 20-MHz, and 25-MHz speeds
o   Direct interface to the 80386
o   Direct interface to industry-standard 8K x 8 SRAMs:
    45 ns for 16-MHz systems
    35 ns for 20-MHz systems
    25 ns for 25-MHz systems
o   Full 32-bit addressability for 4-GB memory support
o   Cache coherency support
o   Software cache invalidation
o   On-chip programmable noncached regions
o   Write buffer support
o   Gate A20 support
o   1.5 micron CMOS technology
o   84-lead PLCC, JEDEC standard package
o   Pin and functionally identical to A38152*

>*A38152 is Austek's cache controller for 25 MHz 386 AT system.
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...