[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91
***Info:
The 82C835 interfaces directly with the 386sx and has been designed to
work closely with the 82C836 single chip AT (SCAT-sx). The 82C835
contains a 386sx cache controller incorporating the cache control
logic and tag RAM. Also included are several programmable registers
provided for configuration options. The ability to configure the cache
organization (Two-Way Set-Associative or Direct Mapped) and size (16KB
or 32KB) allows a flexible selection of external data SRAM.
In addition to the cache controller, the 82C835 integrates the AT I/O
channel command and address buffers and the corresponding control
logic. Many existing 80386sx system implementations require the use of
external buffers, latches, and transceivers to drive and receive the
commands and addresses. These systems also require external SSI logic
to control the operation of these buffers. Systems will typically save
six to seven external TTL buffers and five to six SSI gates when
implementing the channel interface with the 82C835. By integrating the
channel drivers and logic, the 82C835 reduces the system size and
complexity.
***Versions:...
***Features:...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
**IBM AT: MC146818 Real Time Clock <84
***Info:...
***Versions:...
***Features:
o Low-Power, High-Speed, High-Density CMOS
o Internal Time Base and Oscillator
o Counts Seconds, Minutes, and Hours of the Day
o Counts Days of the Week, Date, Month, and Year
o 3 V to 6 V Operation
o Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32,768 kHz
o Time Base Oscillator for Parallel Resonant Crystals
o 40 to 200 uW Typical Operating Power at Low Frequency Time Base
o 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
o Binary or BCD Representation of Time, Calendar, and Alarm
o 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
o Daylight Savings Time Option
o Automatic End of Month Recognition
o Automatic Leap Year Compensation
o Microprocessor Bus Compatible [this means absolutely nothing]
o MOTEL Circuit for Bus Univerality
o Multiplexed Bus for Pin Efficiency
o Interfaced with Software as 64 RAM Locations
o 14 Bytes of Clock and Control Registers
o 50 Bytes of General Purpose RAM
o Status Bit Indicates Data Integrity
o Bus Compatible Interrupt Signals (IRQ)
o Three Interrupts are Separately Software Maskable and Testable
Time-of-Day Alarm, Once-per-Second to Once-per-Day
Periodic Rates from 30.5 us to 500 ms
End-of-Clock Update Cycle
o Programmable Square-Wave Output Signal
o Clock Output May Be Used as Microprocessor Clock Input
At Time Base Frequency /1 or /4
o 24-Pin Dual-In-Line Package
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved