[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**Datasheets:

See:
 http://108.59.254.117/~mR_Slug/pub/datasheets/chipsets/

Regetfully I did not keep them all.

*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**82C721   Universal Peripheral Controller III                 c:May93
***Info:
The CHIPS  82C721 enhanced I/O peripheral controller  is a single-chip
solution  offering  complete  I/O  capabilities for  PC/AT  and  PC/XT
environments.  The  82C721   supports  motherboard  applications  with
configuration via software.

The  82C721  features  a   floppy  disk  controller,  a  digital  data
separator, two 16450 compatible UARTs, a bi-directional parallel port,
an IDE interface control logic and a game port chip select.

The floppy  disk controller is software compatible  with NEC uPD72065B
floppy  disk controller.  The  controller supports  up to  four drives
directly. The digital data separator is capable of data transfer rates
up to 500kb/sec and requires no external components.

The 82C721 has two UARTs  which are compatible with NS16450 UARTs. The
IDE control logic provides a  complete IDE interface for embedded hard
disk  drives.  The  bidirectional  parallel  port  maintains  complete
compatibility with ISA and PS/2  parallel ports.  It can be configured
for either output mode or for bidirectional mode.

The  configuration   RAM  and  circuitry   support  programmable  base
addresses for  all the registers. Selection of  sources of interrupts,
enabling and configuring of on-chip  subsystems and the control of the
configuration  process itself  are also  handled by  this RAM  and its
associated circuitry.  The game port chip select provides a predefined
I/O address decode for games and joy stick applications.

The 82C721,  designed for  motherboard applications, is  provided with
several  power  management features,  which  are controllable  through
hardware  or  software. In  hardware,  the  device  can be  completely
powered down through  a power-down pin.  In this  mode, all inputs are
disabled, all outputs are inactive,  and the contents of all registers
are  preserved  (as long  as  the  power  supply is  maintained).   In
software,   the  device   allows  each   port  to   be   powered  down
independently.

The  82C721 features 24mA  drivers for  output buffers,  including the
host  data bus  and  the parallel  port  data bus.  The floppy  output
drivers  are  capable  of  sinking  48mA. The  host  interface  is  PC
compatible and can be connected directly to the ISA bus.

***Versions:...
***Features:...
**82C735   I/O Peripheral Controller With Printgine            c:Jul93...
**82C835   Single CHIP 386sx AT Cache Controller               c:Apr91...
**F87000   Multi-Mode Peripheral Chip                         11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:
Date source: 1995_Intel_Pentium_Processors_and_Related_Components.pdf

Information taken from: 
            1995_Intel_Pentium_Processors_and_Related_Components.pdf*
                                         8249x Cache controllers.pdf**
>*  Datasheet dated Nov'94
>** Datasheet undated, whole document dated '95

The info and features section have  been solely sourced from the first
source.   The  second source  provides  far  more detail.   Additional
information in the configurations section  and below have been sourced
from the second.

"Although the 82497 Cache Controller  is part of the Pentium processor
(735\90, 815\100, 1000\120, 1110\133) CPU-Cache Chip Set and the 82496
Cache  Controller is part  of the  Pentium Processor  (510\60, 567\66)
Chip  Set, the  two parts  are functionally  identical except  for the
differences noted in this section." - p491

Aside  from some  minor  differences in  pin  configuration, the  main
difference is the direct support  for 3.3V processors. This chipset is
still a 5V part. The cache operates at bus speed, max 66MHz.


This  chip was  used on  the Pentium  90MHz CPU  complexes of  Intel's
Xpress  platform.   Specifically  the BXCPUPENT90  (Single  90MHz,  16
82492s). Also found on IBM 9595/Server 500 Pentium 90MHz complexes.

***Info:...
***Configurations:...
***Features:...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...