[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82152 Cache Controller (AUStek A38152 clone) <91
***Info:
The UM82152 is a high-performance cache controller for Intel 80386
based systems and provides high levels of integration and
functionality. It interfaces directly to the 80386; no additional
support logic is required. A complete 32-kilobyte cache can be
designed with just one UM82152 and four 8K by 8-bit static RAMs.
The UM82152 architecture enables easy design-in with current speed
versions of the 80386, and simple migration to faster version
processors with no alteration to system or memory design.
The 80386, operating in pipelined mode with the UM82152, runs with
zero wait states during a cache hit (requested data is present in
cache). If the data is not present (cache miss), it is fetched from
main memory by the UM82152. This approach yields the high-speed
performance of fast SRAMs for code and data most frequently used,
while providing design economies (such as board space savings and
lower component costs) by storing infrequently used code and data in
slower dynamic RAM (with cycle times greater than 125 nanoseconds)
that can be located in large memory banks either on-board or
off-board.
The reduced system bus traffic inherent in the UM82152 implementation
produces system performance gains by freeing the bus for use by other
devices.
***Versions:...
***Features:...
**UM82C852 Multi I/O For XT <91...
**UM82C206 Integrated Peripheral Controller <91...
**UM82c45x Serial/Parallel chips ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83777F/87F Power I/O (Multi I/O) <95
***Info:...
***Versions:...
***Features:
o Compatible with IBM PC AT disk drive systems
o Variable write pre-compensation with track selectable capability
o DMA enable logic
o Non-burst mode DMA option
o Supports floppy disk drives and tape drives
o Detects all overrun and underrun conditions
o Data rate and drive control registers
o Built-in address mark detection circuit to simplify the read
electronics
o IBM PC system address decoder
o Supports up to two embedded hard disk drives (IDE AT BUS)
o Single 24 MHz crystal input
o Two high-speed 16550 compatible UARTs with 16-byte send/receive
FlFOs
o MIDI compatible
o Fully programmable serial-interface characteristics:
- 5, 6, 7 or 8-bit characters
- Even, odd or no parity bit generation/detection
- 1, 1.5 or 2 stop bits generation
o Internal diagnostic capabilities:
- Loop-back controls for communications link fault isolation
- Break, parity, overrun, framing error simulation
o Programmable baud generator allows division of 1.8461 MHz by 1 to
(2^16 - 1)
o Compatible with IBM parallel port
o Supports parallel port with bi-directional lines
o Supports Enhanced Parallel Port (EPP)
- Compatible with IEEE 1284 specification
o Supports Extended Capabilities Port (ECP)
- Compatible with IEEE 1284 specification
o Extension FDD mode supports disk drive B through parallel port
o Extension Adapter Mode supports pocket devices through parallel
port
o Extension 2FDD mode supports disk drives A and B through parallel
port
o JOYSTICK mode supports joystick through parallel port
o Programmable configuration settings
o Immediate or automatic power-down mode for power management
o All hardware power-on settings have internal pull-up or pull-down
resistors as default value
o FDD anti-virus functions with software write protect and FDD
write enable signal, write data signal force inactive
o Packaged in 100-pin QFP
W83777F:
o Supports up to four 3.5-inch or 5.25-inch floppy disk drives
o Completely compatible with industry standard 82077
o 360K/720K/1.2M/1.44M/2.88M format
o 250K, 300K, 500K, 1M bps data transfer rate
o Supports vertical recording format
o 16-byte data FIFOs
o Pins and functions downward compatible with W83757F, W83757AF,
W83767F, and W83787F
W83787F:
o Supports up to four 3.5-inch or 5.25-inch floppy disk drives
o Completely compatible with industry standard 765
o 360K/720K/1.2M/1.44M format
o 250K, 300K, 500K bps data transfer rate
o Pins and functions downward compatible with W83757F, W83757AF,
and W83767F
**W83877F WINBOND I/O (Multi I/O) <96...
**W83877TF/TG/TD WINBOND I/O (Multi I/O) c97...
**W83977F/G/AF/AG WINBOND I/O (Multi I/O) c97...
**W83977TF WINBOND I/O (Multi I/O) c97...
**W83977EF WINBOND I/O (Multi I/O) <98...
**W83977ATF WINBOND I/O (Multi I/O) <98...
**
**Disk Controller:
**W83759/A/F/AF Advanced VL-IDE Disk Controller <96...
**W83769 Local Bus IDE Solution <94...
**
**UARTS:
**W86C250A UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89...
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved