[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**800 series
***810 (Whitney) 04/26/99...
***810L (Whitney) 04/26/99...
***810-DC100 (Whitney) 04/26/99...
***810e (Whitney) 09/27/99...
***810e2 (Whitney) 01/03/01...
***815 (Solano) 06/19/00...
***815e (Solano-2) 06/19/00...
***815em (Solano-?) 10/23/00...
***815ep (Solano-3) c:Nov'00...
***815p (Solano-3) c:Mar'01...
***815g (Solano-3) c:Sep'01...
***815eg (Solano-3) c:Sep'01...
***820 (Camino) 11/15/99...
***820e (Camino-2) 06/05/00...
***830M (Almador) 07/30/01...
***830MP (Almador) 07/30/01...
***830MG (Almador) 07/30/01...
***840 (Carmel) 10/25/99...
***845 (Brookdale) 09/10/01...
***845MP (Brookdale-M) 03/04/02...
***845MZ (Brookdale-M) 03/04/02...
***845E (Brookdale-E) 05/20/02...
***845G (Brookdale-G) 05/20/02...
***845GL (Brookdale-GL) 05/20/02...
***845GE (Brookdale-GE) 10/07/02...
***845PE (Brookdale-PE) 10/07/02...
***845GV (Brookdale-GV) 10/07/02...
***848P (Breeds Hill) c:Aug'03...
***850 (Tehama) 11/20/00...
***850E (Tehama-E) 05/06/02...
***852GM (Montara-GM) 01/14/03...
***852GMV (Montara-GM) ???...
***852PM (Montara-GM) 06/11/03...
***852GME (Montara-GM) 06/11/03...
***854 (?) 04/11/05...
***855GM (Montara-GM) 03/12/03...
***855GME (Montara-GM) 03/12/03...
***855PM (Odem) 03/12/03...
***860 (Colusa) 05/21/01...
***865G (Springdale) 05/21/03...
***865PE (Springdale-PE) 05/21/03...
***865P (Springdale-P) 05/21/03...
***865GV (Springdale-GV) c:Sep'03...
***875P (Canterwood) 04/14/03...
*Headland/G2...
**HTK320 386DX Chip Set c:Sep91
***Info:
The HTK320 chip set is a 2-chip, high-performance, cost-effective
solution for the 80386DX microprocessor. In its minimum configuration,
this highly integrated chip set requires only four external TTL
devices to implement a fully compatible IBM PC/AT system at speeds up
to 40 MHz.
The HTK320 is based on Headland’s Bus Architecture and consists of the
HT321-ISA Controller and the HT322-Memory Control Unit (MCU) packaged
in two 184-pin plastic quad flat packs. Among its features are an
on-chip cache controller and internal tag RAM.
Unlike other 3rd generation chip sets that have integral Cache
Controllers, the HTK320 integrates the high-speed tag RAM into the
chip set to enhance performance and significantly reduce component
count and manufacturing cost. The direct mapped or 2-way set
associative cache design supports external cache sizes of 32K, 64K,
and 128K.
The HTK320 can support Peripheral Devices such as VGA or SCSI
controllers on the local processor bus, or any 3rd party device that
is designed to work within the 386DX Bus Protocol and Timing. By
eliminating the ISA backplane bottleneck, system designers can greatly
improve the performance of functions such as graphics generation and
disk access.
The HTK320 incorporates a 4-leve1 deep Write Buffer and performs byte
gathering into 32 bit accesses to the DRAM. This facilitates real
zero wait state writes and, when coupled with the 2-way set
associative cache, provides enhanced memory performance.
The HTK320 Supports up to 4 banks of DRAM, configurable as 1-4 Banks.
This flexible memory architecture allows for any memory type, from
256Kb to 16Mb devices, in any bank. Maximum system performance is
achieved from the DRAM banks through various means, including
interleave of Memory Bank and/or Page, and CAS before RAS refresh.
The memory may also be tuned to its maximum potential through the use
of extensive DRAM timing Control Registers, controls include,
Precharge time, Access time on Reads, Active time on Writes, as well
as CAS and RAS delays. In addition, further system performance is
gained by separate timing parameters on the read and Write cycles
which allow system designers to take maximum advantage of the
pipelined structure of the chip set.
The HTK320 also supports extensive mapping registers, which allow
system designers to take maximum advantage of system memory. The chip
set supports EMS LIM 4.0, allows for mixed Shadow/Remap in 16K blocks
between the 640K and 1M boundaries, and eliminates the requirement fer
external decoding logic by support of 27 Programmable Non-cache
regions. With the' extensive HTK320 mapping capability, it is
feasible to seamlessly place 3rd party devices on the local bus
without the need for external TTL support. The HTK320 Mapping
structure provides for a single 8-bit EPROM to be used for both the
system and Video BIOS, further reducing the system chip count and
cost.
***Configurations:...
***Features:...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD76C20x Floppy, RTC, IDE and Support Logic Device <11/25/91
***Info:...
***Versions:...
***Features:
o 84-pin PLCC and PQFP packages
o 5V supply requirement (WD76C20)
3.3V supply requirement (WD76C20LV)
o 3.0V battery backup supply for the RTC and 114 byte SRAM (WD76C20)
2.4V battery backup supply for the RTC and 114 byte SRAM
(WD76C20LV)
o Implemented in a low-power, high-performance, 1.25 micron CMOS
technology process
o Floppy Disk Controller (FDC) software transparent power-down mode
with low standby ICC current. FOC features:
- 256 tracks support
- 100% software compatible with NEC 765A
- Integrated high-performance DPLL data separator:
- 125, 250, 300, 500 Kb/sec and 1 Mb/sec data rates
- Option to select 150 Kb/sec FM and 300 Kb/sec MFM data
rates only
- Automatic Write Precompensation:
- Defeat option
- Inner track value of 125 or 187 ns pin selectable
- On chip clock generation:
- 2 TTL clock inputs, or
- Single 16 or 32 MHz crystal circuit and one TTL clock input
- Power Qualified Reset
- Enable PQR in W076C20
- Disable PQR in W076C20LV
- Host interface read/write accesses compatible with 80286
microprocessors at speeds up to 12 MHz with 0 wait states
- Direct floppy disk drive interface - no buffers needed
- 48 mA sink output drivers
- Schmitt Trigger input line receivers
- FDC direct PC XT/AT interface compatibility
- Floppy Control and Operations Registers on chip
- In PC/AT mode, provides required signal qualification to DMA
channel
- IBM BIOS compatible
- Dual-speed spindle drive support
- PS/2 type drive support
o Real Time Clock (RTC) features:
- Software compatible with Motorola MC146818A.
- Internal time base and oscillator circuitry
- Counts seconds, minutes, and hours
- Counts days of the week, date, month, and year
- Time base input for 32.768 KHz square wave
- Time base oscillator for parallel resonant crystals
- Binary or BCD representation of time, calendar, and alarm
- 12- or 24-hour clock with AM and PM in 12-hour mode
- Daylight savings time option
- Automatic leap year compensation
- Interfaced with software as 128 RAM locations
- 114 bytes at general purpose RAM
- Status bit indicates data integrity
- Bus compatible interrupt signals (IRQ)
- Three interrupts are separately software maskable and testable:
- Time-at-day alarm - once-per-second to once-per-day
- Periodic interrupt rates tram 122 us to 500 ms
- End-at-clock update cycle
**WD76C30x Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615 Desktop Buffer Manager <04/15/92...
**WD7625 Desktop Buffer Manager <10/01/92...
**WD8120LV Super I/O [no datasheet] ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved