[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
**HT12/+/A Single 286 AT Chip with EMS support c:Aug90
***Info:
The HT12, an IBM PC/AT compatible chip, supports the 80286 CPU at
clock speeds to 16MHz. This highly integrated chip solution offers
high performance and reliability, with low cost, minimal power
consumption, and low board-space requirements. It differs from the
HT11 by the addition of 4 EMS Registers and an EMS Software Driver.
A fully PC/AT compatible system is implemented with this chip by
adding a CPU/NPU, KBD CNTRL, RTC, BIOS, Memory and a few low cost TTL
devices.
This chip supports 64K, 256K and 1M, x1 and x4, DRAMs in config-
urations up to 4 Meg. A 12.5MHz 0 wait-state system can be imple-
mented using 80ns DRAMs while a 10MHz 0 wait-state system requires
100ns DRAMs. The memory controller also supports the shadow RAM
feature and the Split Memory option. The Split Memory option allows
the System RAM located between 640K and 1M to be remapped above top of
memory.
The HT12 contains CPU and peripheral support functions; including DMA
controllers, a memory mapper, timer/counters, interrupt controllers,
and a bus controller. This chip replaces board address buffers, data
transceivers, memory drivers, parity generators and their support
circuits. This chip is packaged in a 160 pin Flat Pack.
***Configurations:...
***Features:...
**HT18 80386SX Single Chip c:Sep91...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C594/596/597 Wildcat c95
***Notes:...
***Info:
Wildcat is a 586-class PCI chipset comprised of the VL82C594 System
Controller, two VL82C595 Data Buffers, and the VL82C596/VL82C597 ISA
Bridge. The VL82C596 is for single processor systems using a P5, P54C,
P54CS, P55C, K5, or M1 CPU. The VL82C597 includes the Intel IO APIC
for use in Intel-based dual processor systems. The VL82C594 supports
up to 1G of fast page mode or EDO DRAM. It also supports up to 1M of
async, sync, or PBSRAM. The VL82C595 data buffers work with the
VL82C594 to provide 3smart2 write buffering to yield exceptional
performance with or without an L2 cache. The VL82C596/597 acts as a
PCI-ISA bridge and incorporates advanced power management features and
a Real-Time Clock with integrated write protection.
***Configurations:...
***Features:...
**I/O Chips:
**VL82C106 Combination I/O chip ?...
**VL82C107 SCAMP Combination I/O chip ?...
**VL82C108 TOPCAT Combination I/O chip ?...
**VL82C110 Combination I/O chip ?...
**VL82C113 SCAMP Combination I/O chip ?...
**VL82C114 Combination I/O chip ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved