[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91
***Info:
The HT21 is an advanced PC/AT compatible, single-chip 80386SX/80286
design solution. This highly integrated single chip allows simple,
low cost system design options while featuring high performance, low
power consumption, and minimum board space requirements. Advanced
memory management features include support for page mode, 2 or 4-way
interleaving in both pipelined and non-pipelined modes. The LIM 4.0
hardware implementation features dual sets of 32 registers with full
context support for highest performance Optimization of extended local
memory accesses. An advanced EMS hardware write-protect option is
provided. The HT21 supports 256K and 1M DRAMs in l by 1, 1 by 4, and 1
by 9 device configurations for up to 8MB of on-board system memory. A
flexible Shadow RAM option for System and Video BIOS as well as 8-
16-bit BIOS Options adds to overall design versatility.
A complete PC/AT compatible system with advanced features may be
implemented with minimal external support logic. The HT21 performs all
CPU and peripheral support functions in a single chip. Integrated
device functions include DMA Controllers, a Memory Mapper, Timers,
Counters, Interrupt Controllers, a Bus Controller and all supporting
circuitry for PC core logic requirements. The chip also contains all
the necessary address buffers, data transceivers, memory drivers,
parity checking and supporting circuitry for a complete high
performance computer solution. An asynchronous AT Bus clock allows for
a constant 8MHz Bus clock rate for highest bus device compatibility as
defined in IEEE Spec P996. In controlled bus applications the HT21
supports up to a 12 MHz Bus Clock rate. This device is packaged in a
208-pin Plastic Quad Flat Pack combining several external buffers into
this space saving solution.
***Configurations:...
***Features:...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C521/522 Lynx/M ?
***Info:...
***Configurations:...
***Features:
o Support for Pentium and Pentium-class CPUs
o 64-bit wide SDRAM, EDO, and FPM DRAM controller
o Nine-deep, 64-bit fast-access smart write buffers
o Fully PCI 2.1 compliant, 33MHz, synchronous or asynchronous, high
performance (120 MB/s) PCI bus with full concurrency to support
high bandwidth multi-media
o Flexible L2 write-back cache controller supporting 3-1-1-1-1-1-1-1
burst cycles
o Highly integrated chipset in low-profile BGA packages
o Active thermal feedback (ATF) for closed-loop thermal control of
the CPU
o PCI bridge support for high-performance primary PCI hot docking
o Common Architecture Serial Bus minimizes docking connector pin
count
o SMB/I2C system management bus improves battery monitoring
o Singular ROM for keyboard, System and graphics BIOS
o Full 2 channel Bus Mastering IDE controller
o Integrated '077 FDC
o Two 16550 UARTs
o 8052 keyboard controller with built-in scan for matrix keyboards and
boot controller functionality
o system clocks from power-managed PLLs with on-board buffering for
distribution
o Two PWMs to provide LCD backlight and contrast control
o Parallel port with PS2, EPP and ECP extensions
o Built-in IrDA 1.1 Fast Infrared communications port
o Multiple VCC rails and on-board level shifters to provide inder-
pendent power-down and true 5.0 Vdc peripheral support
o Support for three PS2 ports
o Real-Time Clock with CMOS
o 25 GPIO pins with expansion
o Built-in Sub-ISA bus for 16-bit DMA ISA Master audio device
o Supports 3.3V and 0V suspend with multiple resume events, I/O
trapping, and audio 0V suspend/resume
o Bus Keeper I/Os to reduce battery drain in suspend mode
o Supports shut-down option for CPU core power during powered
suspend to maximize battery life
o Supports CPU clock division emulation to effectively reduce CPU
clock frequency
o Plug-N-Play support
o Compliant with Microsoft recommendations for Win '95
**VL82C530 Eagle Ð c95...
**VL82C541/543 Lynx c95...
**VL82C591/593 SuperCore 590 c94...
**VL82C594/596/597 Wildcat c95...
**I/O Chips:
**VL82C106 Combination I/O chip ?...
**VL82C107 SCAMP Combination I/O chip ?...
**VL82C108 TOPCAT Combination I/O chip ?...
**VL82C110 Combination I/O chip ?...
**VL82C113 SCAMP Combination I/O chip ?...
**VL82C114 Combination I/O chip ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved