[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:...
***Info:
The 82498 Cache Controller and multiple 82493 Cache SRAMs combine with
the Pentium processor (735/90,  815/100) and future Pentium Processors
to form a CPU Cache chip set designed for high performance servers and
function-rich  desktops. The high-speed  interconnect between  the CPU
and  cache components has  been optimized  to provide  zero-wait state
operation. This CPU  Cache chip set is fully  compatible with existing
software,  and has new  data integrity  features for  mission critical
applications.

The 82498 Cache Controller implements the MESI write-back protocol for
full multiprocessing support.  Dual ported buffers and registers allow
the 82498  to concurrently  handle CPU bus,  memory bus,  and internal
cache operation for maximum performance.

The 82493 is a customized high-performance SRAM that supports 64-, and
128-bit  wide memory  bus widths,  32-,  and 64-byte  line sizes,  and
optional sectoring. The  data path between the CPU  bus and memory bus
is  separated  by  the  82493,  allowing  the  CPU  bus  to  handshake
synchronously,  asynchronously,  or   with  a  strobed  protocol,  and
allowing concurrent CPU bus and memory bus operations.

***Configurations:...
***Features:...
**
**Later chipsets (basic spec):
**440 series:
***440FX (Natoma)       05/06/96...
***440LX (Balboa)       08/27/97...
***440BX (Seattle)      c:Apr'98...
***440DX (?)            c:?...
***440EX (?)            c:Apr'98...
***440GX (Marlinespike) 06/29/98...
***440ZX & 440ZX-66 (?) 01/04/99...
***440ZX-M (?)          05/17/99...
***440MX (Banister)     05/17/99...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C521/522     Lynx/M                                            ?
***Info:...
***Configurations:...
***Features:
o   Support for Pentium and Pentium-class CPUs
o   64-bit wide SDRAM, EDO, and FPM DRAM controller
o   Nine-deep, 64-bit fast-access smart write buffers
o   Fully PCI 2.1 compliant, 33MHz, synchronous or asynchronous, high
    performance (120 MB/s) PCI bus with full concurrency to support 
    high bandwidth multi-media
o   Flexible L2 write-back cache controller supporting 3-1-1-1-1-1-1-1
    burst cycles
o   Highly integrated chipset in low-profile BGA packages
o   Active thermal feedback (ATF) for closed-loop thermal control of 
    the CPU
o   PCI bridge support for high-performance primary PCI hot docking
o   Common Architecture Serial Bus minimizes docking connector pin 
    count
o   SMB/I2C system management bus improves battery monitoring
o   Singular ROM for keyboard, System and graphics BIOS
o   Full 2 channel Bus Mastering IDE controller
o   Integrated '077 FDC
o   Two 16550 UARTs
o   8052 keyboard controller with built-in scan for matrix keyboards and
    boot controller functionality
o   system clocks from power-managed PLLs with on-board buffering for
    distribution
o   Two PWMs to provide LCD backlight and contrast control
o   Parallel port with PS2, EPP and ECP extensions
o   Built-in IrDA 1.1 Fast Infrared communications port
o   Multiple VCC rails and on-board level shifters to provide inder-
    pendent power-down and true 5.0 Vdc peripheral support
o   Support for three PS2 ports
o   Real-Time Clock with CMOS
o   25 GPIO pins with expansion
o   Built-in Sub-ISA bus for 16-bit DMA ISA Master audio device
o   Supports 3.3V and 0V suspend with multiple resume events, I/O
    trapping, and audio 0V suspend/resume
o   Bus Keeper I/Os to reduce battery drain in suspend mode
o   Supports shut-down option for CPU core power during powered
    suspend to maximize battery life
o   Supports CPU clock division emulation to effectively reduce CPU
    clock frequency
o   Plug-N-Play support
o   Compliant with Microsoft recommendations for Win '95

**VL82C530         Eagle Ð                                         c95...
**VL82C541/543     Lynx                                            c95...
**VL82C591/593     SuperCore 590                                   c94...
**VL82C594/596/597 Wildcat                                         c95...
**I/O Chips:
**VL82C106 Combination I/O chip                                      ?...
**VL82C107 SCAMP  Combination I/O chip                               ?...
**VL82C108 TOPCAT Combination I/O chip                               ?...
**VL82C110 Combination I/O chip                                      ?...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...