[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5596/5513      (Genesis) Pentium PCI Chipset               <03/26/96
***Info:
The SiS5596/5513  with built-in VGA controller is  a two-chip solution
for Pentium PCI/ISA system. A portion  of on board DRAM is shared with
the  built-in  VGA  controller.  In  that  way,  the  system  cost  is
substantially reduced.

The SiS5596/5513 two chips  solution for shared memory architecture is
achieved by  allowing both  GUI / VGA,  and System DRAM  controller to
control system memory. For  the shared memory application, the chipset
always acts  as the  arbiter of memory  bus masters. Whenever  the GUI
wants to  access the memory bus,  it requests the memory  bus from the
chipset first.  The chipset grants the  memory bus to the GUI, only if
the memory bus is not needed by the chipset. The chipset also supports
the two priority  scheme. Other important key features  such as direct
access frame buffer and memory access latency are also supported.

***Configurations:...
***Features:...
**5597/5598      (Jedi)    Pentium PCI/ISA Chipset           <04/15/97...
**530/5595       (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98...
**540            (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x            SoC (System-on-chip)                        <03/14/02...
**
**Support chips:
**85C206     Integrated Peripheral Controller [no datasheet]         ?...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C325             VL82C386SX System Cache controller            ?
***Info:...
***Versions:...
***Features:
o   Optimized for TOPCAT 386SX and SCAMP-LT chip sets
o   Improved i386SX and AMD386SX system performance:
    - Fast look-aside architecture
    - Zero wait state read-hit access
    - Reduces average processor wait states to near zero
o   Multiple cache organizations
    - Two-way set associative: 16KB
    - Two-way set associative: 32KB
o   Memory update strategy
    - Write-thru
o   Least recently used (LRU) replacement algorithm
o   Integrates complete cache directory on-chip
o   Supports memory configurations to 16 MB
o   Programmable cache architecture
    - Block size: 8 or 16 bytes
    - Line size: 2 bytes
    - Update strategies: single cycle (one line)
o   Write-protect region support
    - Write-protect regions (#): 256
    - Write-protect region size: 2KB between 512K and 1M
o   Non-cacheable region support
    - Non-cache regions (#): 504
    - Non-cacheable region size: 
         64KB below 512K
         2KB between 512K and 1M
         64KB above 1M
o   25 MHz operation
o   Optimized for one or two dual 4K x8 cache data RAMs
o   Operates both in pipelined and in non-pipelined modes
o   Built-in self-test and cache data RAM testability features
o   Auto-flush on EMS-update events
o   100-lead MQFP

**VL82C335             VL82C386DX System Cache ctrl. [no d.sheet]    ?...
**VL82C315A/322A/3216  Kodiak 32-Bit Low-Voltage Chip Set            ?...
**VL82C420/144/146     SCAMP IV [no datasheet, some info]          c93...
**VL82C480         System/Cache/ISA bus Controller                   ?...
**VL82C481         System/Cache/ISA bus Controller                 c92...
**VL82C486         Single-Chip 486, SC486, Controller                ?...
**VL82C425         486 Cache controller                              ?...
**????????         Cheetah 486, PCI [no datasheet]                   ?...
**VL82C3216        Bus Expanding Controller Cache with write buffer  ?...
**VL82C521/522     Lynx/M                                            ?...
**VL82C530         Eagle Ð                                         c95...
**VL82C541/543     Lynx                                            c95...
**VL82C591/593     SuperCore 590                                   c94...
**VL82C594/596/597 Wildcat                                         c95...
**I/O Chips:
**VL82C106 Combination I/O chip                                      ?...
**VL82C107 SCAMP  Combination I/O chip                               ?...
**VL82C108 TOPCAT Combination I/O chip                               ?...
**VL82C110 Combination I/O chip                                      ?...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved