[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C496/7       DXBB PC/AT Chipset (Cached)                 <01/16/92
***Info:
The OPTi  82C497 is a Direct  Mapped Write Back  cache controller with
one level write buffer that is  an optional part of the DXBB (Building
Block) Chip  set.  The DXBB also  contains the 82C496  and the 82C206,
which form the  heart of the system.  The 82C497 is  added to the DXBB
chip set for cache based systems.

The OPTi  82C496 offers an  upgradable CPU module  base-board solution
for the 80386  or the 80486 PC/AT system. By  swapping the CPU module,
the  vendor can configure  the 82C496  driven base-board  into various
32-bit AT  systems - 386 or 486  CPU, with cache or  without cache and
rated at 16MHz- 50MHz.

For the Non-Cache systems, the CPU interfaces directly with the 82C496
and the local devices, like the local VGA controller or the local hard
disk adaptor.

For cache based systems the 82C497 (the cache controller) sits between
the CPU and  the 82C496 and the local devices.  All the high frequency
signals are isolated by the  82C497. This allows the base-board to run
at a fixed speed  (25 or 33MHz) - while the CPU  and the Cache can run
synchronously at any determined  rated speed. This provides a reliable
upgrade method for the CPU modules.

***Configurations:...
***Features:...
**82C498         DXWB PC/AT chipset [no datasheet]                   ?...
**82C499         DXSC DX System Controller                        c:93...
**82C546/547     Python PTM3V                                     c:94...
**82C556/7/8     Viper [no datasheet]                                ?...
**82C556/7/8N    Viper-N  Viper Notebook Chipset             <05/25/95...
**82C556M/7M/8E  Viper-N+ Viper Notebook Chipset                  c:96...
**82C566/7/8     Viper-Max Chipset Scalable MultiMedia PC Solution   ?...
**82C571/572     486/Pentium                                      c:93...
**82C576/7/8     Viper Xpress  [no datasheet]                        ?...
**82C576/8/9     Viper XPress+ [no datasheet, some info]     <01/16/97...
**82C596/597     PTMAWB Pentium Adaptive Write-back (Cobra)       c:93...
**82C650/1/2     Discovery (Pentium Pro) [no datasheet]              ?...
**82C681/2/6/7   386/486WB EISA                                   c:92...
**82C683         386/486AWB EISA [no datasheet]                      ?...
**82C693/6/7     Pentium uP Write Back Cache EISA                 c:93...
**82C700         FireStar                                         c:97...
**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**VT82C596/A   Mobile PCI Integrated Peripheral Controller   <11/05/97
***Info:...
***Versions:...
***Features:
o   Inter-operable with VIA and other Host-to-PCI Bridges
    - Combine with VT82C597 for a complete 66MHz Socket-7 PCI / AGP / 
      ISA system (Apollo VP3)
    - Combine with VT82C598 for a complete 66 / 75 / 83 / 100MHz 
      Socket-7 PCI / AGP / ISA system (Apollo MVP3)
    - Combine with VT82C691 for a complete Socket-8 or Slot-1 PCI / 
      ISA system (Apollo Pro)
    - Inter-operable with Intel or other Host-to-PCI bridges for a 
      complete PC97 compliant PCI / AGP / ISA system
o   Pin-compatible upgrade for PIIX4 for existing designs
o   PC98 Compliant PCI to ISA Bridge
    - Integrated ISA Bus Controller with integrated DMA, timer, and 
      interrupt controller
    - Integrated Keyboard Controller with PS2 mouse support
    - Integrated DS12885-style Real Time Clock with extended 256 byte 
      CMOS RAM and Day/Month Alarm for ACPI
    - Integrated USB Controller with root hub and two function ports
    - Integrated UltraDMA-33 master mode EIDE controller with enhanced 
      PCI bus commands
    - PCI-2.1 compliant with delay transaction
    - Eight double-word line buffer between PCI and ISA bus
    - One level of PCI to ISA post-write buffer
    - Supports type F DMA transfers
    - Distributed DMA support for ISA legacy DMA across the PCI bus
    - Sideband signal support for PC/PCI and serial interrupt for 
      docking and non-docking applications
    - Fast reset and Gate A20 operation
    - Edge trigger or level sensitive interrupt
    - Flash EPROM, 2Mb EPROM and combined BIOS support
    - Supports positive and subtractive decoding
    - Supports external APIC interface for symmetrical multiprocessor 
      configurations
o   UltraDMA-33 Master Mode PCI EIDE Controller
    - Dual channel master mode PCI supporting four Enhanced IDE 
      devices
    - Transfer rate up to 33MB/sec to cover PIO mode 4, multi-word DMA 
      mode 2 drives, and UltraDMA-33 interface
    - Thirty-two levels (doublewords) of prefetch and write buffers
    - Dual DMA engine for concurrent dual channel operation
    - Bus master programming interface for SFF-8038i rev.1.0 and 
      Windows-95 compliant
    - Full scatter gather capability
    - Support ATAPI compliant devices including DVD devices
    - Support PCI native and ATA compatibility modes
    - Complete software driver support
    - Supports glue-less “Swap-Bay” option with full electrical 
      isolation
o   Universal Serial Bus Controller
    - USB v.1.0 and Intel Universal HCI v.1.1 compatible
    - Eighteen level (doublewords) data FIFO with full scatter and 
      gather capability
    - Root hub and two function ports
    - Integrated physical layer transceivers with over-current 
      detection status on USB inputs
    - Legacy keyboard and PS/2 mouse support
o   System Management Bus Interface
    - Host interface for processor communications
    - Slave interface for external SMBus masters
o   Sophisticated PC97-Compatible Mobile Power Management
    - Supports both ACPI (Advanced Configuration and Power Interface) 
      and legacy (APM) power management
    - ACPI v1.0 Compliant
    - APM v1.2 Compliant
    - CPU clock throttling and clock stop control for complete ACPI C0 
      to C3 state support
    - PCI bus clock run and PCI/CPU clock generator stop control
    - Supports multiple system suspend types: power-on suspends with 
      flexible CPU/PCI bus reset options, suspend to DRAM, and suspend 
      to disk (soft-off), all with hardware automatic wake-up
    - Multiple suspend power plane controls and suspend status 
      indicators
    - One idle timer, one peripheral timer and one general purpose 
      timer, plus 24/32-bit ACPI compliant timer
    - Normal, doze, sleep, suspend and conserve modes
    - Global and local device power control
    - System event monitoring with two event classes
    - Primary and secondary interrupt differentiation for individual 
      channels
    - Dedicated input pins for power and sleep buttons, external modem 
      ring indicator, and notebook lid open/close for system wake-up
    - Up to 22 general purpose input ports and 31 output ports
    - Multiple internal and external SMI sources for flexible power 
      management models
    - Two programmable chip selects and one microcontroller chip 
      select
    - Enhanced integrated real time clock (RTC) with date alarm, month 
      alarm, and century field
    - Thermal alarm support
    - Cache SRAM power-down control
    - Hot docking support
    - I/O pad leakage control
o   Plug and Play Controller
    - PCI interrupts steerable to any interrupt channel
    - Three steerable interrupt channels for on-board plug and play 
      devices
    - Microsoft Windows 95TM and plug and play BIOS compliant
o   Built-in NAND-tree pin scan test capability
o   0.5u, 3.3V, low power CMOS process
o   Single chip 324 pin BGA

**VT82C686A/B  PCI Super-I/O Integrated Peripheral Ctrl.     <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved