[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82485       Turbo Cache (and 485Turbocache)                      c90
***Notes:...
***Info:...
***Versions:...
***Features:...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5595       Pentium PCI System I/O                          <12/24/97
***Notes:...
***Info:...
***Versions:...
***Features:
o   Integrated PCI-to-ISA Bridge
    − Translate s  PCI Bus Cycles into ISA Bus Cycles.   
    − Translate s ISA Master or DMA Cycles into PCI Bus Cycles.
    − Provide s a Dword Post Buffer for PCI to ISA Memory cycles.
    − Two 32 bit Prefetch/Post Buffers Enhance the DMA and ISA 
      Master Performance.
    − Fully Compliant to PCI 2.1.
o   Supports both Desktop and Mobile Advanced Power Management Logic
    − Meets ACPI 1.0 Requirements.
    − Supports Both ACPI and Legacy PMU.
    − Supports Suspend to RAM.
    − Supports Suspend to Hard Disk.
    − Optionally Tri−state ISA bus in low power state.
    − Supports Battery Management and LB/LLB/AC Indicator.
    − Supports CPU's SMM Mode Interface.
    − Supports CPU Stop Clock.
    − Supports Power Button of ACPI.
    − Supports three system timers and SMI# watchdog timer.
    − Supports Automatic Power Control.
    − Supports Modem Ring−in, RTC Alarm Wake up.
    − Supports Thermal Detection.
    − Supports GPIOs, and GPOs for External Devices Control.
    − Supports Programmable Chip Select.
    − Supports PCI Bus Power Management Interface Spec. 1.0
    − Supports Pentium II Sleep State.
o   Enhanced DMA Functions
    − 8-, 16- bit DMA Data Transfer.
    − Two 8237A Compatible DMA Controllers with Seven Independent
      Programmable Channels.
    − Provide the Readability of the two 8237 Associated Registers.
    − Support Distributed DMA.
    − Support PC/PCI DMA.
    − Per DMA channel programmable in legacy, DDMA or PC/PCI DMA mode
      operation.
o   Integrated Two 8259A Interrupt Controllers
    − 14 Independently Programmable Channels for Level-  or Edge-
      triggered Interrupts.
    − Provide the Readability of the two 8259A Associated Registers.
    − Support Serial IRQ.
    − Support the Reroutability for the PCI Interrupts.
o   Three  Programmable 16-bit Counters compatible with 8254
    − System Timer Interrupt.
    − Generate Refresh Request.
    − Speaker Tone Output.
    − Provide the Readability of the 8254 Associated Registers.
o   Integrated Keyboard Controller
    − Hardwired Logic Provides Instant Response.
    − Supports PS/2 Mouse Interface.
    − Supports Keyboard Password Security or Hot Key Power On 
      Function.
    − Supports Hot Key "Sleep" Function.
    − Programmable Enable and Disable for Keyboard Controller and 
      PS/2 Mouse.
o   Integrated Real Time Clock(RTC) with 256B CMOS SRAM
    − Supports ACPI Day of Month Alarm/Month  Alarm.
    − Supports various Power Up events, such as Button Up, Alarm Up, 
      Ring Up, GPIO5/PME0# Up, GPIO10/ PME1# Up, Password Security Up, 
      and Hotkey Up.
    − Supports various Power Down Events, like Software Power-down, 
      Button Power-down, and ACPI S3 Power-down.
    − Supports Power Supply ’98.
    − Provides RTC year 2000 solution.
o   Integrated Frequency Ratio Control Logic for Pentium II CPU
o   Universal Serial Bus Host Controller
    − Open HCI Host Controller with Root Hub.
    − Two USB Ports.
    − Supports Legacy Devices.
    − Supports Over Current Detection.
o   Integrated Hardware Monitor Logic
    − Up to 5 Positive Voltage Monitoring Inputs.
    − Two Fan Speed Monitoring Inputs.
    − One Temperature Sensings.
    − Supports thermister- or diode- temperature sensing for Pentium 
      II CPU.
    − Threshold Comparison of all Monitored  Values.
o   Supports I2C Serial Bus/ SMBUS 
o   Supports 2MB Flash ROM Interface
o   208  pins PQFP Package
o   5V CMOS Technology

**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**VT82C680     Apollo P6, Pentium-Pro Chip Set               <08/30/96
***Notes:...
***Info:
The  VT82C680  Apollo-P6 is  a  high  performance, cost-effective  and
energy efficient  chip set for  the implementation of  PCI/ISA desktop
and  notebook personal  computer systems  based  on the  64 bit  Intel
Pentium-Pro  super-scalar  processors.   The chipset  supports  multi-
Pentium-Pro configuration  with Intel GTL+ driver  and receiver inter-
face up  to 66 MHz external  CPU bus speed.  The  chipset supports the
Pentium-Pro CPU multi-phase bus protocols for split transactions, four
level deep  in-order queue and  deferred transactions for  optimal CPU
throughput.

The VT82C680 chip set consists  of the VT82C685 system controller, the
VT82C687 data buffer and the  VT82C586 PCI to ISA bridge. The VT82C680
supports six banks  of DRAMs up to 1 GB.  The DRAM controller supports
Standard Page Mode DRAM, EDO-DRAM, Burst EDO-DRAM and Synchronous DRAM
in a  flexible mixed/match manner. The Burst-EDO  and Synchronous DRAM
allows zero wait state bursting between the DRAM and the VT82C687 data
buffers at  66 MHz. The six  banks of DRAM allow  arbitrary mixture of
1M/2M/4M/8M/16MxN  DRAMs  with optional  bank-by-bank  ECC and  parity
support. The chipset supports sixteen level (quadwords) of CPU to DRAM
write  buffers and  sixteen  level  (quadwords) of  DRAM  to CPU  read
buffers to  maximize the CPU bus  and DRAM utilization.  The peak data
transfer rate for the EDO and Synchronous DRAM (or Burst EDO) DRAMs is
266 MB/s and 532 MB/s, respectively.

The VT82C680 supports 3.3/5v 32 bit PCI bus with 64 bit to 32 bit data
conversion.  Sixteen levels  (doublewords) of  post write  buffers are
included to  allow for concurrent  CPU and PCI  operation. Consecutive
CPU addresses  are converted into  burst PCI cycles with  Byte merging
capability  for  optimal  CPU   to  PCI  throughput.  For  PCI  master
operation,  sixteen levels  (doublewords)  of post  write buffers  and
thirty-two levels  (doublewords) of prefetch buffers  are included for
concurrent PCI bus and  DRAM/cache accesses. The chipset also supports
enhanced    PCI    bus     commands    such    as    Memory-Read-Line,
Memory-Read-Multiple  and  Memory-Write-Invalid  commands to  minimize
snoop overhead.  In addition,  the chipset supports  advanced features
such as  snoop ahead, snoop  filtering, CPU write-back forward  to PCI
master  and CPU  write-back  merged  with PCI  post  write buffers  to
minimize PCI  master read latency  and DRAM utilization.  The VT82C586
PCI to ISA bridge supports  four levels (doublewords) of line buffers,
type F DMA transfers and  delay transaction to allow efficient PCI bus
utilization (PCI-2.1 compliant). The VT82C586 also includes integrated
keyboard controller  with PS2 mouse support,  integrated DS12885 style
real time  clock with  extended 128 Byte  CMOS RAM,  integrated master
mode enhanced  IDE controller with full scatter  and gather capability
and extension  to 33 MB/sec UltraDMA-33 transfer  rate, integrated USB
interface with root hub and  two function ports with built-in physical
layer transceiver, and OnNow/ACPI compliant advanced configuration and
power management  interface. A complete main board  can be implemented
with only six TTLs.

The VT82C680 is ideal for  high performance, high quality, high energy
efficient and  high integration desktop and  notebook PCI/ISA computer
systems.

***Configurations:...
***Features:...
**Support chips:
**VT82C505     Pentium/486 VL to PCI Bridge                  <05/30/94...
**VT82C586/A/B PCI Integrated Peripheral Controller          <10/13/96...
**VT82C596/A   Mobile PCI Integrated Peripheral Controller   <11/05/97...
**VT82C686A/B  PCI Super-I/O Integrated Peripheral Ctrl.     <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved