[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:...
***Info:
The 82498 Cache Controller and multiple 82493 Cache SRAMs combine with
the Pentium processor (735/90,  815/100) and future Pentium Processors
to form a CPU Cache chip set designed for high performance servers and
function-rich  desktops. The high-speed  interconnect between  the CPU
and  cache components has  been optimized  to provide  zero-wait state
operation. This CPU  Cache chip set is fully  compatible with existing
software,  and has new  data integrity  features for  mission critical
applications.

The 82498 Cache Controller implements the MESI write-back protocol for
full multiprocessing support.  Dual ported buffers and registers allow
the 82498  to concurrently  handle CPU bus,  memory bus,  and internal
cache operation for maximum performance.

The 82493 is a customized high-performance SRAM that supports 64-, and
128-bit  wide memory  bus widths,  32-,  and 64-byte  line sizes,  and
optional sectoring. The  data path between the CPU  bus and memory bus
is  separated  by  the  82493,  allowing  the  CPU  bus  to  handshake
synchronously,  asynchronously,  or   with  a  strobed  protocol,  and
allowing concurrent CPU bus and memory bus operations.

***Configurations:...
***Features:...
**
**Later chipsets (basic spec):
**440 series:
***440FX (Natoma)       05/06/96...
***440LX (Balboa)       08/27/97...
***440BX (Seattle)      c:Apr'98...
***440DX (?)            c:?...
***440EX (?)            c:Apr'98...
***440GX (Marlinespike) 06/29/98...
***440ZX & 440ZX-66 (?) 01/04/99...
***440ZX-M (?)          05/17/99...
***440MX (Banister)     05/17/99...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**VT82C580VP   Apollo VP,  Pentium/M1/K5 PCI/ISA System      <02/15/96
***Info:
The  VT82C580VP Apollo-VP  is a  high performance,  cost-effective and
energy efficient  chip set for  the implementation of  PCI/ISA desktop
and   notebook  personal   computer  systems   based  on   the  64-bit
P54C/Pentium/K5/M1 super-scalar processors. CPU and cache interface is
supported up to 66Mhz CPU  external bus speed (with CPU internal speed
up  to  200Mhz  and  above).  The  CPU,  DRAM  and  PCI  bus  are  all
independently powered  so that each of the  bus can be run  at 3.3v or
5v, independently. The ISA bus always runs at 5v.

The VT82C580VP chip set  consists of the VT82C585VP system controller,
the VT82C586  PCI to ISA bridge,  and two instances  of the VT82C587VP
data  buffers. The  CPU bus  is minimally  loaded with  only  the CPU,
secondary cache and the chip  set. The VT82C587VP data buffers isolate
the CPU bus from the DRAM and  PCI bus so that CPU and cache operation
may  run  reliably  at   the  high  frequencies  demanded  by  today's
processors. The  VT82C585VP contains arbitration logic  to support the
UMA (unified  memory architecture) with video/GUI  products from major
video  vendors.  Multiple  deep  FIFOs (thirty-two  double words)  are
included  between multiple  data paths  to allow  efficient concurrent
operation  and  DRAM utilization.   The  VT82C586  PCI  to ISA  bridge
includes  integrated  206-style  IPC  (DMA, interrupt  controller  and
timer),  integrated  keyboard   controller  with  PS2  mouse  support,
integrated DS12885 style  real time clock with extended  128 byte CMOS
RAM, integrated master mode  enhanced IDE controller with full scatter
and  gather  capability, and  integrated  USB  (universal serial  bus)
interface with root hub and  two function ports with built-in physical
layer transceiver. A complete main  board can be implemented with only
six  TTLs. Please refer  to Figure  1 [see  datasheet] for  the system
block diagram.

***Configurations:...
***Features:...
**VT82C580VPX  Apollo VPX, VPX/97, Pentium with 66/75MHz Bus <01/09/97...
**VT82C590     Apollo VP2, VP2/97, Single-Chip Pentium 66MHz <01/10/97...
**VT82C597/AT  Apollo VP3, Single-Chip for Pentium with AGP  <10/03/97...
**VT82C598MVP  Apollo MVP3,Single-Chip 66/75/83/100MHz & AGP <09/22/97...
**VT8501       Apollo MVP4,Single-Chip 66-100MHz & AGP       <11/04/98...
**VT82C680     Apollo P6, Pentium-Pro Chip Set               <08/30/96...
**Support chips:
**VT82C505     Pentium/486 VL to PCI Bridge                  <05/30/94...
**VT82C586/A/B PCI Integrated Peripheral Controller          <10/13/96...
**VT82C596/A   Mobile PCI Integrated Peripheral Controller   <11/05/97...
**VT82C686A/B  PCI Super-I/O Integrated Peripheral Ctrl.     <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...