[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C391/392 386WB PC/AT Chipset (386DX) <Dec90
***Info:
The OPTi-386WB is a highly integrated PC/AT VLSI chipset, for the high
end 386-based AT systems. It includes System Controller (SYSC,
82C391), Data Buffer Controller (DBC, 82C392) and Integrated
Peripheral Controller (82C206). It is designed for system running from
25 Mhz, 33 Mhz and up to 40 Mhz.
SYSC integrates the write-back cache controller, local DRAM control
logic AT bus and CPU interface circuitry. DBC includes the data
buffers, AT bus control, decoding logic for keyboard controller, reset
and clock generation logic.
A high performance 386-based system can be implemented easily with 386
WB PC/AT chipset.
***Configurations:...
***Features:...
**82C461/462 Notebook PC/AT chipset [no datasheet] ?...
**82c463 SCNB Single Ship Notebook c:92...
**82c465MV/A/B Single-Chip Mixed Voltage Notebook Solution <Oct97...
**82C481?/482? HiP/486 & HiB/486 [no datasheet] Oct89...
**82C491/392 486WB PC/AT Chipset <04/21/91...
**82C493/392 486SXWB <10/21/91...
**82C495SX/392SX LCWB PC/AT chipset [no datasheet] ?...
**82C495SLC DXSLC 386/486 Low Cost Write Back c:92...
**82C495XLC PC/AT Chip Set c:93...
**82c496A/B DXBB PC/AT Chipset <Mar92...
**82C496/7 DXBB PC/AT Chipset (Cached) <01/16/92...
**82C498 DXWB PC/AT chipset [no datasheet] ?...
**82C499 DXSC DX System Controller c:93...
**82C546/547 Python PTM3V c:94...
**82C556/7/8 Viper [no datasheet] ?...
**82C556/7/8N Viper-N Viper Notebook Chipset <05/25/95...
**82C556M/7M/8E Viper-N+ Viper Notebook Chipset c:96...
**82C566/7/8 Viper-Max Chipset Scalable MultiMedia PC Solution ?...
**82C571/572 486/Pentium c:93...
**82C576/7/8 Viper Xpress [no datasheet] ?...
**82C576/8/9 Viper XPress+ [no datasheet, some info] <01/16/97...
**82C596/597 PTMAWB Pentium Adaptive Write-back (Cobra) c:93...
**82C650/1/2 Discovery (Pentium Pro) [no datasheet] ?...
**82C681/2/6/7 386/486WB EISA c:92...
**82C683 386/486AWB EISA [no datasheet] ?...
**82C693/6/7 Pentium uP Write Back Cache EISA c:93...
**82C700 FireStar c:97...
**82C701 FireStar Plus c:97...
**82C750 Vendetta [no datasheet] ?...
**82c801 SCWB2 DX Single Chip Solution c:92...
**82C802 SCWB2 PC/AT Single Chip [no datasheet] ?...
**82C802G/GP System/Power Management Controller (cached) c:93...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C480 386/486 PC Chip Set c91
***Info:...
***Configurations:...
***Features:
o 100% IBM PC/AT compatible
o Supports 80386 CPU running at 25/33/40 MHz
o Supports 80486 CPU running at 25/33/40/50 MHz in 1x clock
o Supports Intel 80387 / Weitek 3167 / Weitek 4167 Floating Point
Coprocessors
o Built-in cache controller:
- Direct-mapped organization with write-back operation
- 0 wait state for cache hit
- Flexible cache size: 32/64/128/256/512/1024 KB
- Hidden DRAM refresh to boost system performance
- built-in registers to support three independent non-cacheable
regions
- Support cache line fill as well as 80486 burst mode
- Support Automatic Memory Size Detection
o Sophisticated DRAM controller:
- Supports Fast/Standard page mode
- Supports 4 banks CPU speed DRAM with memory size up to 64MB
- Supports mixable 256Kx9, 1Mx9, 4Mx9 DRAM modules
- Programmable DRAM wait states
- Supports 256KB or 384KB (A to F segments of first 1MB)
relocation to the top of DRAM memory
o Supports sophisticated Shadow RAM for video and system BIOS (C, D,
E, F segments)
o Supports first GATE A20 and fasy CPU RESET to optimize OS/2
operations
o Synchronous AT bus clock with programmable clock (divided by 2, 3,
4, 5, 6)
o Programmable CPU clock (divided by 1, 2, 3, 4)
o Support 256KB/512KB/1MB EPROMs with single or double EPROM BIOS
configuration
**UM82C493/491 ??????????????? [no datasheet] ?...
**UM8498/8496 486 VL Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8881/8886 HB4 PCI Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8890 Pentium chipset [no datasheet] ?...
**
**Support Chips:
**UM82152 Cache Controller (AUStek A38152 clone) <91...
**UM82C852 Multi I/O For XT <91...
**UM82C206 Integrated Peripheral Controller <91...
**UM82c45x Serial/Parallel chips ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved