[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**Datasheets:

See:
 http://108.59.254.117/~mR_Slug/pub/datasheets/chipsets/

Regetfully I did not keep them all.

*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91
***Notes:...
***Info:...
***Configurations:
128K cache without parity:
     82495DX 50Mhz
     + 4x 82490DX

128K cache with parity:
     82495DX 50Mhz
     + 5x 82490DX

256K cache without parity:
     82495DX 50Mhz
     + 8x 82490DX

256K cache with parity:
     82495DX 50Mhz
     + 9x 82490DX

***Features:...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C693/6/7     Pentium uP Write Back Cache EISA                 c:93
***Notes:...
***info:
The OPTi EISA Pentium chipset consists of two 208-pin QFP devices: the
SYSC, the BUSC and 2 100-pin DBC buffer chips.

The SYSC  write back-memory cache  controller - 82C693 -  controls the
memory  subsystem for EISA  bus controller  accesses between  the CPU,
EISA/ISA masters and DMA devices.  The memory subsystem consists of up
to 8 banks of DRAM with hidden  refresh and from 128K to 1 MB of write
back cache  translates bus control  signals and addresses  between the
CPU, EISA, ISA and DMA masters and slaves.

The BUSC  - 82C696 - integrates  the motherboard I/O  logic defined by
the EISA specification: two  8254 timers, EISA NMI/time-out logic, two
EISA 8259 interrupt controllers, a  32-bit DMA controller and the EISA
system arbiter.

The  Data  Bus Controller  -  82C697  -  integrates data  buffers  and
provides  control for  synchronous data  pipelining. It  also provides
control for bus conversion, Parity generation and checking and an EISA
ID register.  The high  levels of integration and performance provided
by these 4 devices enable OEMs  to plan the evolution of their Pentium
PC/ATs  to  EISA/PCs.   This   chipset  enables  OEMs  to  move  ahead
aggressively  with  high  performance   EISA  platforms  in  order  to
participate successfully in the migration of 32-bit PCs to EISA.

***Configurations:...
***Features:...
**82C700         FireStar                                         c:97...
**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...