[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**Datasheets:

See:
 http://108.59.254.117/~mR_Slug/pub/datasheets/chipsets/

Regetfully I did not keep them all.

*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**800 series
***810         (Whitney)       04/26/99...
***810L        (Whitney)       04/26/99...
***810-DC100   (Whitney)       04/26/99...
***810e        (Whitney)       09/27/99...
***810e2       (Whitney)       01/03/01...
***815         (Solano)        06/19/00...
***815e        (Solano-2)      06/19/00...
***815em       (Solano-?)      10/23/00...
***815ep       (Solano-3)      c:Nov'00
Chips:         
[82815P] (MCH) [82801BA] (ICH2) [82802] (FWH)
CPUs:          P-III/P-III(T)/Celeron
DRAM Types:    SDRAM PC133
Mem Rows:      6
DRAM Density:  64Mbit 128Mbit 256Mbit
Max Mem:       512MB
ECC/Parity:    No
AGP speed:     1x 2x 4x
Bus Speed:     66 100 133
PCI Clock/Bus: 1/2 1/3 1/4 PCI 2.2

>*1 P-III Tualatin first supported from B-0 stepping of chipset.

***815p        (Solano-3)      c:Mar'01...
***815g        (Solano-3)      c:Sep'01...
***815eg       (Solano-3)      c:Sep'01...
***820         (Camino)        11/15/99...
***820e        (Camino-2)      06/05/00...
***830M        (Almador)       07/30/01...
***830MP       (Almador)       07/30/01...
***830MG       (Almador)       07/30/01...
***840         (Carmel)        10/25/99...
***845         (Brookdale)     09/10/01...
***845MP       (Brookdale-M)   03/04/02...
***845MZ       (Brookdale-M)   03/04/02...
***845E        (Brookdale-E)   05/20/02...
***845G        (Brookdale-G)   05/20/02...
***845GL       (Brookdale-GL)  05/20/02...
***845GE       (Brookdale-GE)  10/07/02...
***845PE       (Brookdale-PE)  10/07/02...
***845GV       (Brookdale-GV)  10/07/02...
***848P        (Breeds Hill)   c:Aug'03...
***850         (Tehama)        11/20/00...
***850E        (Tehama-E)      05/06/02...
***852GM       (Montara-GM)    01/14/03...
***852GMV      (Montara-GM)    ???...
***852PM       (Montara-GM)    06/11/03...
***852GME      (Montara-GM)    06/11/03...
***854         (?)             04/11/05...
***855GM       (Montara-GM)    03/12/03...
***855GME      (Montara-GM)    03/12/03...
***855PM       (Odem)          03/12/03...
***860         (Colusa)        05/21/01...
***865G        (Springdale)    05/21/03...
***865PE       (Springdale-PE) 05/21/03...
***865P        (Springdale-P)  05/21/03...
***865GV       (Springdale-GV) c:Sep'03...
***875P        (Canterwood)    04/14/03...
*Headland/G2...
**GCK181        Universal PS/2 Chip Set                        c:Mar89
***Info:
The GCK181  product family  provides a universal  engineering platform
for PS/2 compatible systems using  the Intel 80286, 80386, and 80386SX
microprocessors. This  chip set introduces the  most highly integrated
solution for  manufacturing high performance  PS/2 compatible computer
systems.

The GC181 CPU/Bus Controller initiates and controls all bus cycles. It
controls the interface to the Micro Channel, address and data buffers,
CPU,  DMA  and Memory  Controllers.   Full  Micro  Channel support  is
provided including Matched Memory  Cycles and all timing requirements.
This  device  also  integrates  reset  control  and  clock  generation
logic. It is packaged in a 68 pin PLCC.

The GC182  Memory Controller interfaces  the CPU and Micro  Channel to
System DRAM. Four  DRAM chip sizes are supported:  lMxl, 1Mx4, 256kx1,
256Kx4.   These can  be configured  to 8  MBytes  of interleaved/paged
memory. Four memory modes are selectable to meet IBM Model 50/60/70/80
memory requirements.   Zero wait state  page mode is achievable  at 20
MHz with 80ns  DRAMs. Package type is 120 pin  PQFP (plastic quad flat
pack).

The  GC183  DMA Controller  provides  8  DMA  channels, supporting  24
address bits and 8 or 16  bit data transfers. This device provides the
Micro  Channel with  15  levels  of bus  arbitration  and support  for
multiple  bus masters.  It also  contains DRAM  refresh logic  and NPU
support logic.  Package type is 160 pin PQFP.

The GC184 Address/Data Buffer integrates approximately 44 TTL packages
otherwise required  in at  P8/2 system.  It is packaged  in a  160 pin
PQFP.

The GC186 Peripheral Controller  interfaces peripherals with the Micro
Channel. It supports 15  interrupt channels, the refresh rate counter,
and three programmable timers. It  also contains PS/2 POS Registers, a
PS/2  and AT  compatible  parallel port,  address  decodes for  serial
ports, floppy  disk, keyboard, real  time clock and CMOS  RAM. Package
type is 160 pin PQFP

***Configurations:...
***Features:...
**HT11          Single 286 AT Chip [no datasheet]               <Aug90...
**HT12/+/A      Single 286 AT Chip with EMS support            c:Aug90...
**HT18          80386SX Single Chip                            c:Sep91...
**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...