[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82379AB     System I/O-APIC (SIO.A)                           <Dec94
***Notes:...
***Info:...
***Versions:...
***Features:
o   Provides the Bridge between the PCI Bus and ISA Bus
o   100% PCI and ISA Compatible 
    - PCI and ISA Master/Slave Interface 
    - Directly Drives 10 PCI Loads and 6 ISA Slots 
    - Supports PCI at 25 MHz and 33 MHz 
    - Supports ISA from 6 MHz to 8.33 MHz
o   Enhanced DMA Functions
    - Compatible DMA Transfers 
    - 27-Bit Addressability 
    - Seven Independently Programmable Channels 
    - Functionality of Two 82C37A DMA Controllers
o   Integrated Data Buffers to Improve Performance 
    - 8-Byte DMA/ISA Master Line Buffer 
    - 32-Bit Posted Memory Write Buffer to ISA
o   Integrated 16-Bit BIOS Timer 
o   Non-Maskable Interrupts (NMI) 
    - PCI System Errors 
    - ISA Parity Errors
o   Four Dedicated PCI Interrupts 
    - Level Sensitive 
    - Can be Mapped to Any Unused Interrupt
o   Arbitration for ISA Devices
    - ISA Masters
    - DMA and Refresh
o   Arbitration for PCI Devices
    - Six PCI Masters Are Supported
    - Fixed, Rotating, or a Combination of the Two
o   Utility Bus (X-Bus) Peripheral Support
    - Provides Chip Select Decode
    - Controls Lower X-Bus Data Byte Transceiver
o   Integrates the Functionality of One 82C54 Timer
    - System Timer
    - Refresh Request
    - Speaker Tone Output
o   Integrates the Functionality of Two 82C59 Interrupt Controllers
    - 14 Interrupts Supported
    - Edge/Level Selectable Interrupts; Each Interrupt Individually 
      Programmable
o   Complete Support for SL Enhanced Intel486 CPU's
    - SMI# Generation Based on System Hardware Events
    - STPCLK# Generation to Power Down the CPU
o   Integrated I/O Advanced Programmable Interrupt Controller (APIC)


**82380       32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB  PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384       Clock Generator and Reset Interface                  c86...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:
Date source: 1995_Intel_Pentium_Processors_and_Related_Components.pdf

Information taken from: 
            1995_Intel_Pentium_Processors_and_Related_Components.pdf*
                                         8249x Cache controllers.pdf**
>*  Datasheet dated Nov'94
>** Datasheet undated, whole document dated '95

The info and features section have  been solely sourced from the first
source.   The  second source  provides  far  more detail.   Additional
information in the configurations section  and below have been sourced
from the second.

"Although the 82497 Cache Controller  is part of the Pentium processor
(735\90, 815\100, 1000\120, 1110\133) CPU-Cache Chip Set and the 82496
Cache  Controller is part  of the  Pentium Processor  (510\60, 567\66)
Chip  Set, the  two parts  are functionally  identical except  for the
differences noted in this section." - p491

Aside  from some  minor  differences in  pin  configuration, the  main
difference is the direct support  for 3.3V processors. This chipset is
still a 5V part. The cache operates at bus speed, max 66MHz.


This  chip was  used on  the Pentium  90MHz CPU  complexes of  Intel's
Xpress  platform.   Specifically  the BXCPUPENT90  (Single  90MHz,  16
82492s). Also found on IBM 9595/Server 500 Pentium 90MHz complexes.

***Info:...
***Configurations:...
***Features:...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5595       Pentium PCI System I/O                          <12/24/97
***Notes:...
***Info:...
***Versions:...
***Features:...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...