[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82430HX PCIset (Pentium) HX (Triton II) (82439HX) 02/12/96
***Notes:...
***Info:...
***Configurations:...
***Features:
o Supports All 3V Pentium Processors
o Dual Processor Support
o PCI 2.1 Compliant
o Integrated Second-Level Cache Controller
- Direct Mapped Organization
- Write-Back Cache Policy
- Cacheless, 256 KB, and 512 KB
- Pipelined Burst SRAMs
- Cache Hit Read/Write Cycle Timings at 3-1-1-1
- Back-to-Back Read Cycles at 3-1-1-1-1-1-1-1
- Integrated Tag/Valid Status Bits for Cost Savings and
Performance
- Optional 512-MB DRAM Cacheability Limit
- Supports 5V SRAMs for Tag Address
o Integrated DRAM controller
- 4-MB to 512-MB Main Memory
- 64-Mb DRAM Technology Support
- 8-QWord Deep Merging DRAM Write Buffer
- Enhanced EDO/Hyper Page Mode DRAM; 4-2-2-2 Beads and x-2-2-2
Writes at 60 MHz; 5-2-2-2 Reads and x-2-2-2 Writes at 66 MHz
- 8 RAS Lines
- Integrated Programmable-Strength Memory Address Butters
- CAS-Before-RAS Refresh
o Optional Parity
o Single 324-Pin BGA Package
o Optional Error Checking and Correction (ECC)
- Superior DRAM Data integrity
- Single Bit Error Correction, Multi-Bit Error Detection plus
Nibble
Failure Detection ECC Code
- Single and Multi-Bit Error Reporting
- Virtual Swapable Bank Support (i.e., can swap out problem banks)
- Merging Write Buffer Eliminates Most Partial Writes Cycles
o Fully Synchronous, Minimum Latency 25/30/33 MHz PCI Bus interface
- Zero Wait State CPU-to-PCI Write Timings (no IRDY stall) for
Superior Graphics Performance
- Enhanced CPU-to-PCI Read Latencies for Superior Graphics/PIO
Performance
- 21-DWord PCI-DRAM Post Buffer
- 22-DWord PCI-to-DRAM Read Prefetch Buffer
- Write-Back Merging for PCI to DRAM Writes
- Write-Back Forwarding for PCI to DRAM Reads
- Pipelined Snoop Ahead
- Multi-Transaction Timer to Support
- Multiple Short PCI Transactions Within the Same PCI Arbitration
Cycle
o Supports the Universal Serial Bus (USB)
o Supported Kits
- 82439HX ISA Kit (Txc, PIIX3)
- 82439HX ISA/DP Kit (TXC, PIIX3, IOAPIC)
**82430VX PCIset (Pentium) VX (Triton II) (82437VX/82438) 02/12/96...
**82430TX PCIset (Pentium) TX (Triton II) (82439TX) 02/17/97...
**82450KX/GX PCIset (Pentium Pro) KX/GX (Mars/Orion) 11/01/95...
**
**Support Chips:
**82091AA Advanced Interface Peripheral (AIP) c93...
**8289 Bus Arbiter (808x) c79...
**82289 Bus Arbiter for iAPX 286 Processor Family c83...
**82258 Advanced Direct Memory Access Coprocessor(ADMA) 01/01/84...
**82335 High-Integration Interface Device For 386SX c:Nov88...
**82360SL I/O Subsystem 10/05/90...
**82370 Integrated System Peripheral (for 82376) c:Oct88...
**82371FB/SB PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95...
**82371MX Mobile PCI I/O IDE Xcelerator (MPIIX) 11/01/95...
**82371AB PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4) 02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB) c:Mar93...
**82378 System I/O (SIO) (82378IB and 82378ZB) c:Mar93...
**82379AB System I/O-APIC (SIO.A) <Dec94...
**82380 32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384 Clock Generator and Reset Interface c86...
**82385 32-bit Cache Controller for 80386 09/29/87...
**82385SX 32-bit Cache Controller for 80386SX 01/25/89...
**82395DX High Performance Smart Cache 06/18/90...
**82395SX Smart Cache 12/17/90...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
**SL82C465 Cache Controller (for 486/386DX/SX) c:91
***Info:
The SL82C465 cache controller supports both 1X and 2X clock modes. The
1X clock mode means that the CCLK2 signal is used as the CPU clock;
the 2X clock mode means that the PCLK signal (half the frequency and
the phase indicator of CCLK2) is used as the CPU clock. The SL82C465
and other CPU local bus devices run at the same clock frequency as the
CPU, while the rest of the system runs at the frequency of PCLK. In
other words, the operating frequency of the system logic is either the
same (2X clock mode) or half the speed of the CPU (1X clock mode). For
the 1X clock mode, the timing of the signals between the CPU/Cache and
the system logic interface is converted by the SL82C465 automatically
to satisfy the requirement of individual clocks. Table 1-1 [see
datasheet] lists the operating frequencies of the CPU local bus and
the system logic with the oscillator used.
The 2X clock mode is recommended for a CPU frequency no faster than
33Mhz because the system logic is available at the targeted speed and
the performance is slightly better than if 1X clock mode were
used. For a CPU frequency faster than 33Mhz, the 1X clock mode is
preferred for 486 systems because it becomes increasingly more
difficult to build a reliable system with an oscillator faster than
66Mhz.
***Versions:...
***Features:...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved