[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
**82C593    3/486 [no datasheet]                                <May92
Listed in:
ftp://ami.com/archive/Other_Manuals/!index.txt
"
CTQ593_3.ZIP    74690   05-28-92  386   CONTAQ 82c593 CHIPSET  
CTQ593_4.ZIP    75792   05-28-92  486   CONTAQ 82c593 CHIPSET  
"
Note, the column of dates is the file date.





**82C596/A  3/486 Writeback Cache [no datasheet]             <11/11/92...
**??????    486 EISA chipset [no datasheet]                     <Feb93...
**82C599    PCI-VLB Bridge [no datasheet, some info]                 ?...
**82C693    PCI-ISA Bridge [no datasheet]                            ?...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**GCK113        80386 AT Compatible Chip Set                   c:oct89
***Info:
The  GCK131 Chip  Set, of  three highly  integrated  HCMOS microchips,
supports an  80386 microprocessor-based computer  system in AT-compat-
ible mode at speeds up to 25 MHz.

This high  performance three chip  set allows the implementation  of a
powerful  computer  system  with   just  these  components:  an  80386
Microprocessor, a keyboard controller,  a real time clock, six bipolar
devices and up to 24 Mb of memory.

System configuration data is stored in an external EEPROM to eliminate
the need  for DIP switches and  jumpers. Register data  for memory and
I/O  wait states,  command  delays,  and recovery  times  can be  con-
veniently programmed for the system user through software.

The  chip set,  using interleaving  and page  mode  access techniques,
supports six  banks of 32-bit RAM.  System BIOS and video  BIOS can be
'shadowed' to RAM  for faster operation. And ROM  accesses can be con-
figured to as low as 1 wait state for optimum performance.

GC131 Peripheral Controller
This single  chip effectively replaces two  8259, two 8237,  8254 , an
LS612, and  other devices. The  chip interfaces with an  8042 keyboard
controller, real time clock, parallel ports, serial ports, speaker and
the EEPROM used for power up configuration.

GC132 CPU/Memory Controller
This powerful chip decodes the processor address and control lines and
generates the RAS  , CAS, and chip select  signals required for memory
management. Both  static and dynamic  memories can be used.  The GC132
Controller features  both paged and interleaved  memory access techni-
ques that improve overall system throughput.

GC133 Bus Bridge Interface
[no text]

***Configurations:...
***Features:
o   Highly-integrated 25 MHz, AT-compatible (80386) three chip set.
o   Each device includes an integral, register-level configuration 
    system to manage system performance.
o   Software programmable wait-state generator and memory manager 
    that supports page mode and interleaved memory access.
o   Supports 'shadow RAM' for system and video BIOS ROM.
o   Supports 24 Mbytes of DRAM and either 256K or 1 Mb devices.
o   Supports 128K or 64K EPROM space.
o   Includes software configured decode logic for serial and 
    parallel I/O.
o   Supports 80387 or 80287 numeric coprocessor.
o   Supports connection to an EEPROM for non-volatile storage of 
    configuration setup data.
o   Eliminates DIP switches and jumpers.
o   Low board space requirements - laptop design is feasible.
o   Designed in 0.9 micron HCMOS.

**GCK181        Universal PS/2 Chip Set                        c:Mar89...
**HT11          Single 286 AT Chip [no datasheet]               <Aug90...
**HT12/+/A      Single 286 AT Chip with EMS support            c:Aug90...
**HT18          80386SX Single Chip                            c:Sep91...
**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...