[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91
***Info:
The HT21 is an advanced PC/AT compatible, single-chip 80386SX/80286
design solution. This highly integrated single chip allows simple,
low cost system design options while featuring high performance, low
power consumption, and minimum board space requirements. Advanced
memory management features include support for page mode, 2 or 4-way
interleaving in both pipelined and non-pipelined modes. The LIM 4.0
hardware implementation features dual sets of 32 registers with full
context support for highest performance Optimization of extended local
memory accesses. An advanced EMS hardware write-protect option is
provided. The HT21 supports 256K and 1M DRAMs in l by 1, 1 by 4, and 1
by 9 device configurations for up to 8MB of on-board system memory. A
flexible Shadow RAM option for System and Video BIOS as well as 8-
16-bit BIOS Options adds to overall design versatility.
A complete PC/AT compatible system with advanced features may be
implemented with minimal external support logic. The HT21 performs all
CPU and peripheral support functions in a single chip. Integrated
device functions include DMA Controllers, a Memory Mapper, Timers,
Counters, Interrupt Controllers, a Bus Controller and all supporting
circuitry for PC core logic requirements. The chip also contains all
the necessary address buffers, data transceivers, memory drivers,
parity checking and supporting circuitry for a complete high
performance computer solution. An asynchronous AT Bus clock allows for
a constant 8MHz Bus clock rate for highest bus device compatibility as
defined in IEEE Spec P996. In controlled bus applications the HT21
supports up to a 12 MHz Bus Clock rate. This device is packaged in a
208-pin Plastic Quad Flat Pack combining several external buffers into
this space saving solution.
***Configurations:...
***Features:...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89
***Info:...
***Versions:...
***Features:
o Easily interfaces to most popular microprocessors.
o Adds or deletes standard asynchronous communication bit (start,
stop, and parity) to or from serial data stream.
o Holding and shift registers eliminate the need for precise
synchronization between the CPU and the serial data.
o Independently controlled transmit, receive, line status, and data
set interrupts.
o Programmable baud generator allow division of any input clock by 1
to (2^16 - 1) and generates the internal 16x clock.
o Independent receiver clock input.
o MODEM control functions (CTS, RTS. DSR, DTR, RI, and DCD).
o Fully programmable serial-interface characteristics:
- 5, 6, 7, or 8-bit characters
- Even, odd, or no-parity bit generation and detection
- l, 1.5 or 2-stop bit generation.
- Baud generation (DC to 56K baud).
o False start bit detection.
o Complete status reporting capabilities.
o TRl-STATE TTL drive capabilities for bidirectional data bus and
control bus.
o Line break generation and detection.
o Internal diagnostic capabilities:
- Loopback controls for communications link fault isolation.
- Break, parity, overrun, framing error simulation.
o Fully prioritized interrupt system controls.
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved