[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
**SL6012  Memory Mapper for PC-AT (74LS612 compatible)          <Jul87
***Info:
The SL6012 Memory  Mapper is intended for use in  PC-AT design. It can
expand an address bus by 4  bits. In PC-AT applications, 4 bits of the
source  address   are  used  to  select   1  of  16,   eight  bit  map
registers. These registers  are normally programmed (through software)
with the  starting address of each  memory page. The  register data is
output directly for  use as the most significant  bits of the expanded
address bus. The 8 bits from the SL6012 are used along with the unused
source address bits to form the expanded address bus.

As shown  in Table 1  [see datasheet], the  SL6012 has three  modes of
operation; read, write and map. Data may be written into, or read from
the Memory  Mapper when  chip select CSN  is low. The  register select
inputs (RS0 through RS3) select one of the sixteen map registers. When
RWN is  low, data is written  into a register from  the data bus. When
RWN is high  data is output from a Memory Mapper  register to the data
bus.

The map mode of operation is selected when chip select CSN is high. In
this mode, the  register data selected by the  map address inputs (MA0
through  MA3)  will be  available  on  the  map outputs  (MO0  through
MO7).  Note that  the map  registers are  addressed by  either  the RS
inputs or  the MA inputs depending  upon the operating  mode. When MEN
(Map Enable) is low the map  outputs (MO0-MO7) are active. When MEN is
high, the map outputs are at high impedance.

***Versions:...
***Features:...
**SL9010  System Controller (80286/80386SX/DX, 16/20/25MHz)     <oct88...
**SL9020  Data Controller                                       <oct88...
**SL9025  Address Controller                                    <oct88...
**SL9090  Universal PC/AT Clock Chip                            <oct88...
**SL9250  Page Mode Memory Controller (16/20MHz 8MB Max)        <oct88...
**SL9350  Page Mode Memory Controller (16/20/25MHz 16MB Max)    <oct88...
**Other:...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83977TF        WINBOND I/O (Multi I/O)                          c97
***Info:
GENERAL DESCRIPTION

The W83977TF  is an evolving  product from Winbond's most  popular I/O
chip W83877F --- which integrates  the disk drive adapter, serial port
(UART),  IrDA  1.0   SIR,  parallel  port,  configurable  plug-andplay
registers for  the whole chip  --- plus additional  powerful features:
ACPI,  8042 keyboard controller  with PS/2  mouse support,  23 general
purpose  I/O  ports,  full  16-bit address  decoding,  OnNow  keyboard
wake-up, OnNow mouse wake-up.

The disk  drive adapter  functions of W83977TF  include a  floppy disk
drive  controller compatible  with the  industry standard  82077/ 765,
data  separator, write  pre-compensation circuit,  decode  logic, data
rate selection,  clock generator,  drive interface control  logic, and
interrupt and DMA  logic. The wide range of  functions integrated into
the  W83977TF greatly reduces  the number  of components  required for
interfacing with floppy disk  drives. The W83977TF supports four 360K,
720K, 1.2M, 1.44M, or 2.88M disk drives and data transfer rates of 250
Kb/s, 300 Kb/s, 500 Kb/s,1 Mb/s, and 2 Mb/s.

The  W83977TF  provides  two  high-speed  serial  communication  ports
(UARTs),  one of  which supports  serial Infrared  communication. Each
UART includes  a 16-byte send/receive  FIFO, a programmable  baud rate
generator,  complete   modem  control  capability,   and  a  processor
interrupt system. Both UARTs provide legacy speed with baud rate up to
115.2k bps and  also advanced speed with baud rates  of 230k, 460k, or
921k bps which support higher speed modems.

The   W83977TF  supports   one  PC-compatible   printer   port  (SPP),
Bi-directional  Printer port  (BPP)  and also  Enhanced Parallel  Port
(EPP) and  Extended Capabilities Port (ECP). Through  the printer port
interface pins,  also available are: Extension FDD  Mode and Extension
2FDD  Mode allowing  one  or two  external  floppy disk  drives to  be
connected.

The   configuration  registers   support   mode  selection,   function
enable/disable,  and power down  function selection.  Furthermore, the
configurable  PnP  features  are  compatible  with  the  plug-and-play
feature demand of Windows 95TM, which makes system resource allocation
more efficient than ever.

W83977TF   provides  functions   that  comply   with   ACPI  (Advanced
Configuration and  Power Interface), which includes  support of legacy
and ACPI power management through  SMI or SCI function pins.  W83977TF
also has auto power management to reduce power consumption.

The keyboard  controller is based  on 8042 compatible  instruction set
with a 2K Byte programmable ROM and a 256-Byte RAM bank. Keyboard BIOS
firmware is available with  optional AMIKEY-2, Phoenix MultiKey/42, or
customer code.

The W83977TF provides  a set of flexible I/O  control functions to the
system designer through a set of General Purpose I/O ports. These GPIO
ports may  serve as  simple I/O or  may be individually  configured to
provide a predefined alternate function.

W83977TF is made  to fully comply with Microsoft  PC97 Hardware Design
Guide. IRQs,  DMAs, and I/O space  resource are flexible  to adjust to
meet  ISA PnP  requirement.  Moreover  W83977TF is  made  to meet  the
specification of PC97's requirement  in the power management: ACPI and
DPM (Device Power Management).

Another  benifit is  that  W83977TF  has the  same  pin assignment  as
W83977AF, W83977F, W83977ATF.  This makes the design very flexible.
***Versions:...
***Features:...
**W83977EF        WINBOND I/O (Multi I/O)                          <98...
**W83977ATF       WINBOND I/O (Multi I/O)                          <98...
**
**Disk Controller:
**W83759/A/F/AF   Advanced VL-IDE Disk Controller                  <96...
**W83769          Local Bus IDE Solution                           <94...
**
**UARTS:
**W86C250A  UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter         <Jul89...
**W86C451   I/O controller for IBM PC/AT/XT                     <Jul89...
**W86C452   I/O controller for IBM PC/AT                         Jul89...
**W86C456   I/O controller [no datasheet]                            ?
**W860551/P UART with FIFO and Printer Port Controller             <94...
**
**Other:...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved