[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HT44 Secondary Cache c:Jun92
***Info:...
***Versions:...
***Features:
General Features
o Support for 4868X/DX/DX2 CPUs
o System implementation with Headland’s HTK340 chip set and future
486 chip sets
o 16, 20, 25 and 33 MHz CPU speeds
Memory Configurations
o 32KB, 64KB, 128KB, 256KB, 512KB & 1MB cache sizes
o 25ns SRAMs required at 33 MHz
o Asynchronous and synchronous SRAMs are supported
o Programmable write-protected and non-cacheable regions are
supported through the chip set
Architecture
o Look-Aside
o Write through
o Direct mapped
o Integrated tag comparator
o Zero wait state cache hits
o Simultaneous 486 and secondary cache update on read miss
o 486 line burst cycle support
Package & Die
o 84-pin PLCC
o LSI Logic’s 0.7 micron HCMOS process
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83628F/29D PCI TO ISA Bridge Set c98
***Info:
W83628F is a PCI-to-ISA bus conversion IC. W83629D is a condensed
centralizer IC for IRQ and DMA control. W83628F and W83629D together
form a complete set for the PCI-to-ISA bridge.
For the new generation Intel chipset Camino and Whitney, featuring LPC
bus, there is no support for ISA bus and slots. However the demand of
ISA devices still exist. For such case, W83628F plus W83629D are the
best companion solution for the non-ISA chipset. Also the packages of
W83628F (128-QFP) and W83629D (48-LQFP) had been chosen to be the most
economic solution for save the M/B board layout size and cost.
For the new generation chipset featuring LPC interface and support no
ISA bus, W83627HF/F (Winbond LPC I/O) together with the set of W83628F
and W83629D is the complete solution.
***Configurations:...
***Features:...
**W83626F/D LPC TO ISA Bridge Set <00...
**
**Multi I/O:
**W83757 SUPER I/O CHIP <92...
**W83767F ?? Multi I/O [no datasheet]
**W83777F/87F Power I/O (Multi I/O) <95...
**W83877F WINBOND I/O (Multi I/O) <96...
**W83877TF/TG/TD WINBOND I/O (Multi I/O) c97...
**W83977F/G/AF/AG WINBOND I/O (Multi I/O) c97...
**W83977TF WINBOND I/O (Multi I/O) c97...
**W83977EF WINBOND I/O (Multi I/O) <98...
**W83977ATF WINBOND I/O (Multi I/O) <98...
**
**Disk Controller:
**W83759/A/F/AF Advanced VL-IDE Disk Controller <96...
**W83769 Local Bus IDE Solution <94...
**
**UARTS:
**W86C250A UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89...
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved