[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5597/5598 (Jedi) Pentium PCI/ISA Chipset <04/15/97
***Info:...
***Configurations:...
***Features:...
**530/5595 (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98...
**540 (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x SoC (System-on-chip) <03/14/02...
**
**Support chips:
**85C206 Integrated Peripheral Controller [no datasheet] ?...
**5595 Pentium PCI System I/O <12/24/97...
**950 LPC I/O <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD76C30x Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91
***Notes:...
***Info:...
***Versions:
WD76C30 5.0V
WD76C30LV 3.3V (does not support parallel and serial ports)
***Features:
o Two fully programmable and independent serial I/O ports
configurable as PC/AT compatible (WD16C452) or PS/2
compatible (WD16C552)
- Loopback controls for communications link fault isolation for
each ACE
- Line break generation and detection for each ACE
- Complete status reporting capabilities
- Generation and stripping of serial asynchronous data control
bits (start, stop, parity)
- Programmable baud rate generator and MODEM control signals for
each port
- Programmable baud rate generator input clock
- Optional 16 byte FIFO buffers on both transmit and receive of
each port for CPU relief during high speed data transfer
- Programmable FIFO threshold levels of 1 , 4, 8, or 14 bytes on
each port
o Parallel port configurable as a fully Centronics or PS/2
compatible, bidirectional parallel port
o Independently programmable parallel port
o Interrupt multiplexing logic
- Selectable multiplexing logic for connecting PC/AT interrupt
request lines to the WD76C10 single chip AT controller
o Clock generation circuitry
- 80287 coprocessor clock generation
- WD76C10 and floppy controller clock generation
- 8042 keyboard clock generation
o Built-in testability features
o Hardware or software controllable sleep mode
o CMOS implementation for high speed and low power requirements
o Pulse extension on IRQ inputs
o 84-pin PLCC and PQFP packages
**WD7615 Desktop Buffer Manager <04/15/92...
**WD7625 Desktop Buffer Manager <10/01/92...
**WD8120LV Super I/O [no datasheet] ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved