[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**440 series:
***440FX (Natoma)       05/06/96...
***440LX (Balboa)       08/27/97...
***440BX (Seattle)      c:Apr'98...
***440DX (?)            c:?...
***440EX (?)            c:Apr'98...
***440GX (Marlinespike) 06/29/98...
***440ZX & 440ZX-66 (?) 01/04/99...
***440ZX-M (?)          05/17/99...
***440MX (Banister)     05/17/99...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
**SL82C550   'Rossini' Pentium          [no datasheet]            c:95
***Notes:
from:
http://www.os2forum.or.at/english/info/os2hardwareinfo/pci_chips.html

The Symphony  "Rossini" Chipset  (Symphony Labs:  10AD/4269) (9/13/95)
This is apparently a low-cost alternative to the Triton chipset, as it
operates  with up  to 66  MHz external  clock rates,  up to  two CPUs,
pipelined or non-pipelined, synchronous or [conventional] asynchronous
SRAM cache,  EDO RAM, and  does dual-port busmastering IDE.   It will,
apparently, adjust the voltages to  its various (CPU, PCI, cache, RAM)
buses  to suit  their requirements,  and will  control up  to six  PCI
masters.   It consists  of the  SL82C551 cache/memory  controller, the
SL82C522 data path controller, and the SL82C555 system I/O controller.

***Configurations:...
**
**Support Chips:
**SL82C365    Cache Controller (for 386DX/SX)                     c:91...
**SL82C465    Cache Controller (for 486/386DX/SX)                 c:91...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C480         System/Cache/ISA bus Controller                   ?
***Info:...
***Configurations:...
***Features:
o   Fully compatible with 486-based ISA bus systems
o   Power-on reset option selects various operational modes
o   Up to 40 MHz CPU operation
o   Replaces the following peripheral logic on the motherboard:
    - Two 82C37A DMA controllers
    - 74LS612 memory mappers (extended to support 64 MB)
    - Two 82C59A interrupt controllers
    - 82C54 timer
    - 82284 clock generator and ready interface
    - 82288 bus controller
o   Memory controller features include:
    - Up to 64 MB system memory
    - 256K, 1M or 4M DRAM
    - Double-sided SIMMs
    - Page Mode DRAM access
    - Two-way interleave support
    - Programmable RAS#/CAS# timing
    - Burst read and write support
    - Parity generation/checking for on-board DRAM
    - Staggered RAS# refresh
o   Supports:
    - One to four banks 32 bits wide
    - 8- or 16-bit wide BIOS ROM
    - shadow RAM in the 640K-1M area
    - Asynchronous ISA bus operation up to 16 MHz
    - Relocation of slot ROMs
    - Access to devices residing on the local bus
    - Weitek 4167 numeric coprocessor
o   0.8-micron CMOS technology
o   208-lead MQFP (metric quad flat pack)
o   Includes:
    - Memory/refresh controller
    - Port A, B, and NMI logic
    - Bus steering logic
    - Turbo control
    - hidden refresh
    - Three-stateable outputs for board testing
o   Selectable slow DRAM refresh saves power
o   On-chip write-back cache controller:
    - External tags
    - Direct map
    - Separate "dirty" RAM not required
    - 2-1-1-1 reads with two banks, 2-2-2-2 with one bank
    - 32 KB to 1MB cache size
    - One wait state writes on cache-hits
    - Optional zero wait state writes
    - Optional one wait state reads
o   Other features:
    - Programmable for 10- or 16-bit internal I/O addressing
    - Programmable drive on the DRAM and ISA bus signals
    - Programmable memory access to define "fast-bus", local bus, slot
      bus, non-cacheable and write-protect areas
    - Input pin defines access to local bus devices

**VL82C481         System/Cache/ISA bus Controller                 c92...
**VL82C486         Single-Chip 486, SC486, Controller                ?...
**VL82C425         486 Cache controller                              ?...
**????????         Cheetah 486, PCI [no datasheet]                   ?...
**VL82C3216        Bus Expanding Controller Cache with write buffer  ?...
**VL82C521/522     Lynx/M                                            ?...
**VL82C530         Eagle Ð                                         c95...
**VL82C541/543     Lynx                                            c95...
**VL82C591/593     SuperCore 590                                   c94...
**VL82C594/596/597 Wildcat                                         c95...
**I/O Chips:
**VL82C106 Combination I/O chip                                      ?...
**VL82C107 SCAMP  Combination I/O chip                               ?...
**VL82C108 TOPCAT Combination I/O chip                               ?...
**VL82C110 Combination I/O chip                                      ?...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...