[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C898         System/Power Management Controller (non-cache)c:Nov94
***Notes:...
***Info:...
***Configurations:...
***Features:
o   Processor interface:
    - Intel 486SX, DX, DX2, SLe, DX4, P24T, P24D 
    - AMD 486DX, DX2, DXL, DXL2, Plus
    - Cyrix DX, DX2, M7
    - CPU frequencies supported 20, 25, 33, 40 and 50MHz
    - Auto clock detection
o   DRAM interface:
    - Up to 128MB main memory support
    - Supports 256KB, 1MB, 4MB, and 16MB single- and double-sided SIMM 
      modules
    - Read page-hit timing of 3-2-2-2 at 33MHz
    - Supports hidden, slow, and CAS-before-RAS refresh
    - Eight RAS lines to support eight banks of DRAM
    - Programmable wait states for DRAM reads and writes
    - Enhanced DRAM configuration map
    - Strong drive on MA lines (12/24mA)
    - Supports asymmetric DRAMs
o   Power management:
    - Support for SMM (System Management Mode) for system power
      management implementations
    - Programmable power management
    - Programmable wake-up events through hardware, software, and 
      external SMI source
    - Multiple level GREEN support (NESTED_GREEN)
    - STPCLK# protocol support
    - Programmable GREEN event timer
o   ISA interface:
    - 100% IBM PC/AT ISA compatible
    - Integrates DMA, timer, and interrupt controllers
    - Optional PS/2 style IRQ1 and IRQ12 latching
o   VESA VL interface:
    - Conforms to the VESA V2.0 specification
    - Optional support for up to two VL masters
o   Miscellaneous features:
    - Full support for shadow RAM, and write protection for video, 
      adapter, and system BIOS
    - Enhanced arbitration scheme
    - Transparent 8042 emulation for fast CPU Reset and Gate A20 
      generation
o   Packaging:
    - Higher integration
    - Reduced TTL count
    - Low-power, high-speed 0.8-micron CMOS technology
    - 208-pin PQFP (Plastic Quad Flat Pack)

**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**540            (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99
***Info:
The  single  chipset, SiS540,  provides  a  high performance/low  cost
Desktop solution  for the Super Socket  7 series CPUs  based system by
integrating a  high performance North Bridge,  advanced hardware 2D/3D
GUI  engine  and  Super-South  bridge. In  addition,  SiS540  provides
system-on-chip solution  that complies  with Easy PC  Initiative which
supports Instantly Available/OnNow  PC technology, USB, Legacy Removal
and Slotless Design and FlexATX form factor.

By integrating  the Ultra-AGP technology and  advanced 128-bit graphic
display interface, SiS540  delivers high performance and up  to 2 GB/s
memory  bandwidth. Furthermore, SiS540  provides powerful  slice layer
decoding DVD  accelerator to improve the DVD  playback performance. In
addition to providing the  standard interface for CRT monitors, SiS540
also  provides  the Digital  Flat  Panel  Port  (DFP) for  a  standard
interface  between  a  personal  computer  and a  digital  flat  panel
monitor.  To  extend functionality and flexibility,  SiS also provides
the  "Video Bridge"  (SiS301) to  support the  NTSC/PAL  Video Output,
Digital  LCD Monitor  and  Secondary CRT  Monitor,  which reduces  the
external Panel  Link transmitter and TV-Out encoder  for cost effected
solution. SiS540  also adopts  Share System Memory  Architecture which
can flexibly utilize the frame buffer size up to 64MB.

The  "Super-South Bridge"  in  SiS540 integrates  all peripheral  con-
trollers/accelerators/interfaces.   SiS540  provides  a total  commun-
ication   solution  including  10/100Mb   Fast  Ethernet   for  Office
requirement.  SiS540 offers AC’97  compliant interface  that comprises
digital audio engine with 3D-hardware accelerator, on-chip sample rate
converter, and  professional wavetable  along with separate  modem DMA
controller.   SiS540 also provides  interface to  Low Pin  Count (LPC)
operating at 33 MHz clock which is  the same as PCI clock on the host,
and dual USB  host controller with four USB  ports that deliver better
connectivity and 2 x 12Mb bandwidth.

The built-in fast PCI IDE controller supports the ATA PIO/DMA, and the
Ultra DMA33/66 function that supports  the data transfer rate up to 66
MB/s. It provides  a separate data path for two  IDE channels that can
eminently improve the performance under the multi-tasking environment.

***Configurations...
***Features:...
**55x            SoC (System-on-chip)                        <03/14/02...
**
**Support chips:
**85C206     Integrated Peripheral Controller [no datasheet]         ?...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...