[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82380FB/AB PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97
***Notes:...
***Info:...
***Versions:...
***Features:
o PCI-to-PCI Bridge
- Efficient Repeater Architecture. Mirrors Most Transactions
Across the Bridge
- Subtractive Decoding Guarantees that All Accesses Targeted for a
Down Stream ISA Bridge (such as the MISA) Arrive at Destination
- Supports the PCI Bus Enumeration Mechanism for PCI-to-PCI
Bridges
- High Performance Bridge Supports Fast Back-to-Back agents, and
Memory Prefetching
- Supports a 5V Desktop PCI Interface for up to Four Bus Master
PCI Add-in Card Slots on the Secondary PCI Bus
- The MISA PCI-to-ISA Bridge Allows a Docking Station to have an
Additional Three ISA Slots
- PC/PCI DMA Protocol and PCI Docking Interface Creates a Very
Low Pin Count Docking Connector
o Full Docking Support
- Notebooks can be Docked with No Pre-conditioning: On, Off, or
Suspended (powered-on, to DRAM, or to disk)
- Undocking Mechanism Guarantees Uninterrupted Notebook Operation
- The Same Docking Station can be used with 5V and 3.3V Notebooks
- Supports Automatic Isolation of All Active Docking Connector
Signals
- Support for Both Desktop (A/C powered) and Mobile (Battery
Powered) Docking Stations
- Non-Volatile Memory Interface to Store Docking Identification,
and Notebook Configuration Information
o Full Power Management Support for Mobile Docking Stations
- Suspend (Powered-on, to DRAM, and to Disk)
- Resume
- PCI Clockrun Protocol
- Powered-on Suspend/Resume Mode for NC Powered Desktop
Docking Stations
- Low Power Mode Support for Undocked Mobile Docking Stations
o 208-lead SQFP Package for the 82380FB MPCI2
**82384 Clock Generator and Reset Interface c86...
**82385 32-bit Cache Controller for 80386 09/29/87...
**82385SX 32-bit Cache Controller for 80386SX 01/25/89...
**82395DX High Performance Smart Cache 06/18/90...
**82395SX Smart Cache 12/17/90...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C802G/GP System/Power Management Controller (cached) c:93
***Notes:...
***Info:
The 82C802G/GP provides a highly integrated solution for fully
compatible, high performance PC/AT platforms. This chipset will
support 486SX/DX/DX2/DX4 and P24T microprocessors in the most cost
effective and power efficient designs available today. For power
users this chipset offers optimum performance for systems running up
to 50MHz.
Based fundamentally on OPTi’s proven 82C801 and 82C802 design
architectures, the 82C802G/GP adds additional memory configurations
and extensive power management control for the processor and other
motherboard components.
The 82C802G/GP supports the latest in write-back processor designs
from Intel, AMD, and Cyrix, as well as supporting the AT bus and VESA
local bus for compatibility and performance. It also includes an
82C206 Integrated Peripherals Controller (IPC), all in a single
208-pin PQFP (Plastic Quad Plat Pack) package for low cost.
Power Management Block
Figure 2-1 [see datasheet] exemplifies the flexibility of the
82C802G/GP/82C602 GREEN strategy. System designs can easily
accommodate both SLe and non-SLe CPUs. If an Intel non-SLe CPU is
used. SMI#, SMIACT#, and FLUSH# are no connects. One design can easily
accommodate both types of processors with minimal changes for
upgrades.
***Configurations:...
***Features:...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved