[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82378 System I/O (SIO) (82378IB and 82378ZB) c:Mar93
***Notes:
Information taken from: 82420_PCIset_ISA_and_EISA_Bridges_Mar93.pdf
Intel_Peripheral_Components_1994.pdf*
1995_Intel_Pentium_Processors_and_Related_Components.pdf*2
82378 (Mar-96).pdf
(Errata:1) http://support.intel.com/support/chipsets/420/8510.htm*3
(Errata:2) http://support.intel.com/support/chipsets/420/8511.htm*3
>* datasheet for 82378 is dated Oct'93
>*2 datasheet for 82378 is dated Dec'94
>*3 see archived sources at the end of this section
The March '93 source makes no mention of the ZB variant, indicating
it was released after this date. The Oct'93 datasheet is only 2
pages, a full length version could not be found. Most differences
between the Mar'93 and the Oct'93 are indicated in the text. In
addition, the Mar'93 refers to the 82378IB specifically, the Oct'93
refers to the 82378 in general, and briefly explains the differences
between the IB and ZB variants.
The main difference between the IB and ZB variants is the number of
supported PCI masters and interrupts. The mar'93 datasheet claims that
the IB variant supports four. The Oct'93 source updates this by
claiming it only supports two and states that only the ZB variant
supports four. Perhaps the Mar'93 datasheet is a misprint, or the
chip didn't meet it's intended specification.
In Errata:1, more specifics are given. Dated Aug'93 the following
diff- erences are given:
"
82378IB * Name change from 82378IB to 82378ZB
Changes: * ZB eliminates all known IB errata
* Features/Enhancements include: Interrupt Steering Logic,
System Management Mode (SMM), leadframe change from copper
to Alloy 42.
Timing:
We anticipate production shipments for the 82378ZB to begin in
December 1993..."
Errata:2 gives further details. The document itself is undated, but
Errata:1 is hyperlinked to it. Its text is quoted in the Versions
section.
The Dec'94 datasheet makes no mention of either variant, it just
refers to the 82378. It would appear that this is the ZB variant. The
biggest change is again to the PCI masters. Now it supports 6 PCI
masters and still 4 PCI interrupts. It also now supports Advanced
Power Management. Differences are shown in the text. There are some
additional insignificant minor differences in the text not shown.
The Mar'96 datasheet again refers to the 82378ZB specifically. This
indicates that the chip described in the Dec'94 is *likely* the ZB
variant. This datasheet describes the 82378ZB and the 82379AB. Changes
in this datasheet have not been added to the quoted text below.
Archived sources:
http://web.archive.org/web/20000816013859/http://support.intel.com/support/chipsets/420/8510.htm
http://web.archive.org/web/20000816013854/http://support.intel.com/support/chipsets/420/8511.htm
***Info:...
***Versions:...
***Features:...
**82379AB System I/O-APIC (SIO.A) <Dec94...
**82380 32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384 Clock Generator and Reset Interface c86...
**82385 32-bit Cache Controller for 80386 09/29/87...
**82385SX 32-bit Cache Controller for 80386SX 01/25/89...
**82395DX High Performance Smart Cache 06/18/90...
**82395SX Smart Cache 12/17/90...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:
The Intel 82495XP cache controller and 82490XP cache RAM, when coupled
with a user-implemented memory bus controller, provide a second-level
cache subsystem that eliminates the memory latency and bandwidth
bottleneck for a wide range of multiprocessor systems based on the
i860 XP microprocessor. The CPU interface is optimized to serve the
i860 XP microprocessor with zero wait states at up to 50 MHz. A
secondary cache built from the 82495XP and 82490XP isolates the CPU
from the memory subsystem; the memory can run slower and follow a
different protocol than the i860 XP microprocessor.
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C802G/GP System/Power Management Controller (cached) c:93
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved