[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82371FB/SB PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95
***Notes:...
***Info:...
***Versions:...
***Features:
o Bridge Between the PCI Bus and ISA Bus
o PCI and ISA Master/Slave Interface
- PCI from 25-33 MHz
- ISA from 7.5-8.33 MHz
- 5 ISA Slots
o Fast IDE Interface
- Supports PIO and Bus Master IDE
- Supports up to Mode 4 Timings
- Transfer Rates to 22 MB/Sec
- 8 x 32-Bit Buffer for Bus Master IDE PCI Burst Transfers
- Separate Master/Slave IDE Mode Support (PIIX3)
o Plug-n-Play Port for Motherboard Devices
- 2 Steerable DMA Channels (PIIX Only)
- Fast DMA with 4-Byte Buffer (PIIX Only)
- 2 Steerable Interrupts Lines on the PIIX and 1 Steerable
Interrupt Line on the PIIXS
- 1 Programmable Chip Select
o Steerable PCI Interrupts for PCI Device Plug-n-Play
o PCI Specification Revision 2.1 Compliant (PIIX3)
o Functionality of One 82C54 Timer
- System Timer; Refresh Request; Speaker Tone Output
o Two 82C59 Interrupt Controller Functions
- 14 Interrupts Supported
- Independently Programmable for Edge/Level Sensitivity
o Enhanced DMA Functions
- Two 8237 DMA Controllers
- Fast Type F DMA
- Compatible DMA Transfers
- 7 Independently Programmable Channels
o X-Bus Peripheral Support
- Chip Select Decode
- Controls Lower X-Bus Data Byte Transceiver
o I/O Advanced Programmable Interrupt Controller (IOAPIC) Support
(PIIX3)
o Universal Serial Bus (USB) Host Controller (PIIX3)
- Compatible with Universal Host Controller Interface (UHCI)
- Contains Root Hub with 2 USB Ports
o System Power Management (Intel SMM Support)
- Programmable System Management Interrupt (SMI)-Hardware Events,
Software Events, EXTSMI#
- Programmable CPU Clock Control (STPCLK#)
- Fast On/Off Mode
o Non-Maskable Interrupts (NMI)
- PCI System Error Reporting
o NAND Tree for Board-Level ATE Testing
o 208-Pin QFP
**82371MX Mobile PCI I/O IDE Xcelerator (MPIIX) 11/01/95...
**82371AB PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4) 02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB) c:Mar93...
**82378 System I/O (SIO) (82378IB and 82378ZB) c:Mar93...
**82379AB System I/O-APIC (SIO.A) <Dec94...
**82380 32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384 Clock Generator and Reset Interface c86...
**82385 32-bit Cache Controller for 80386 09/29/87...
**82385SX 32-bit Cache Controller for 80386SX 01/25/89...
**82395DX High Performance Smart Cache 06/18/90...
**82395SX Smart Cache 12/17/90...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C895 System/Power Management Controller (cached) c:Sep94
***Notes:...
***Info:
Overview
The 82C895 provides a highly integrated solution for fully compatible,
high performance PC/AT platforms. This chipset will support 486SX/
DX/DX2/DX4 and P24T microprocessors in the most cost effective and
power efficient designs available today. For power users, this
chipset offers optimum performance for systems running up to 50MHz.
Based fundamentally on OPTi's proven 82C801 and 82C802 design
architectures, the 82C895 adds additional memory configurations and
extensive power management control for the processor and other
motherboard components.
The 820895 supports the latest write-back processor designs from
Intel, AMD, and Cyrix, as well as supporting the AT bus and VESA local
bus for compatibility and performance. It also includes an
82C206-compatible Integrated Peripherals Controller (IPC). all in a
single 208-pin PQFP (Plastic Quad Flat Pack) package for low cost.
2.1 Power Management
This block diagram [see datasheet] exemplifies the flexibility of the
82C895/82C602 GREEN strategy. System designs can easily accommodate
both SLe and non-SLe CPUs. If an Intel non-SLe CPU is used, SMI#,
SMIACT#, and FLUSH# are no connects. One design can easily accomm-
odate both types of processors with minimal changes for upgrades.
***Configurations:...
***Features:...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved