[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82430LX     PCIset (Pentium) LX (Mercury) (82433LX/82434LX) 03/22/93
***Notes:
Date source: TimelineDateSort7_05.pdf

Originally known as the 82430 chipset

Information taken from:
          1.              82420_PCIset_ISA_and_EISA_Bridges_Mar93.pdf
          2.                     Intel_Peripheral_Components_1994.pdf
          3: 1995_Intel_Pentium_Processors_and_Related_Components.pdf*

>* Datasheet is for LX and NX variants. 

Each source has 3 datasheets:
                        1.               2.       3:
General 82430          Mar'93            Oct'93   Nov'94
82434LX (PCMC)         none*             Nov'93   Dec'94
82433LX (LBX)          none*             Oct'93   Dec'94
>* will use the date Mar'93

Differences Between Mar'93 and Oct'93/Nov'93:
General Section:
  References in the Mar'93 datasheet  to the 82378IB have been changed
  to  the  82378  in  the  Oct'93, Indicating  the  82378ZB  has  been
  introduced.

82434LX Section:
  Only a minor difference,"CPU/Cache" changed to. "CPU/Cache and  DRAM
  subsystem" at last part of first paragraph.

82433LX Section:
  Some features worded slightly differently, changes shown in the text

Differences Between Oct'93/Nov'93 and Nov'94/Dec'94:

  This datasheet includes  information relevant to both  the 430LX and
  430NX. The datasheet  is arranged such that all  text describes both
  chipsets, except shaded  areas of text, that describe  how the 430NX
  differs.  Any of these sections that only describe the 430NX are not
  quoted in  the Info and  features section. The same  datasheet, with
  these sections is quoted in the 430NX section.

General Section:
  Some features worded slightly  differently, none significant. Except
  for the later datasheet claiming both the 430LX and NX support 512MB
  ram. This is a misprint, or  clumsy wording.  The Info section makes
  specific  reference  to the  82378ZB  variant.   Also the  82375/374
  combination  is  referred  to  as  the  82375EB/SB  and  82374EB/SB,
  indicating the newer EB variant is now available.

82434LX Section: 
  A minor difference in the features section, see changes in the text.
  Aside from references to the  NX variant, the info section the same,
  except that it  ends just before the sentence  "Up to twelve single-
  sided SIMMs..."

82433LX Section:
  Some  features worded slightly  differently, Mainly  "host" replaced
  with "CPU", other  changes shown in the text.  Aside from references
  to the NX variant, the info section is the same.

***Info:...
***Configurations:...
***Features:...
**82430NX     PCIset (Pentium) NX (Neptune) (82433NX/82434NX)    Mar94...
**82430FX     PCIset (Pentium) FX (Triton I) (82437FX/82438FX)01/31/95...
**82430MX     PCIset (Pentium) MX (Mobile Triton)(82437/438MX)11/01/95...
**82430HX     PCIset (Pentium) HX (Triton II) (82439HX)       02/12/96...
**82430VX     PCIset (Pentium) VX (Triton II) (82437VX/82438) 02/12/96...
**82430TX     PCIset (Pentium) TX (Triton II) (82439TX)       02/17/97...
**82450KX/GX  PCIset (Pentium Pro) KX/GX (Mars/Orion)         11/01/95...
**
**Support Chips:
**82091AA     Advanced Interface Peripheral (AIP)                  c93...
**8289        Bus Arbiter (808x)                                   c79...
**82289       Bus Arbiter for iAPX 286 Processor Family            c83...
**82258       Advanced Direct Memory Access Coprocessor(ADMA) 01/01/84...
**82335       High-Integration Interface Device For 386SX      c:Nov88...
**82360SL     I/O Subsystem                                   10/05/90...
**82370       Integrated System Peripheral (for 82376)         c:Oct88...
**82371FB/SB  PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95...
**82371MX     Mobile PCI I/O IDE Xcelerator (MPIIX)           11/01/95...
**82371AB     PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4)     02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB)   c:Mar93...
**82378       System I/O (SIO) (82378IB and 82378ZB)           c:Mar93...
**82379AB     System I/O-APIC (SIO.A)                           <Dec94...
**82380       32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB  PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384       Clock Generator and Reset Interface                  c86...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series
***810         (Whitney)       04/26/99...
***810L        (Whitney)       04/26/99...
***810-DC100   (Whitney)       04/26/99...
***810e        (Whitney)       09/27/99...
***810e2       (Whitney)       01/03/01...
***815         (Solano)        06/19/00...
***815e        (Solano-2)      06/19/00...
***815em       (Solano-?)      10/23/00...
***815ep       (Solano-3)      c:Nov'00...
***815p        (Solano-3)      c:Mar'01...
***815g        (Solano-3)      c:Sep'01...
***815eg       (Solano-3)      c:Sep'01...
***820         (Camino)        11/15/99...
***820e        (Camino-2)      06/05/00...
***830M        (Almador)       07/30/01...
***830MP       (Almador)       07/30/01...
***830MG       (Almador)       07/30/01...
***840         (Carmel)        10/25/99...
***845         (Brookdale)     09/10/01...
***845MP       (Brookdale-M)   03/04/02...
***845MZ       (Brookdale-M)   03/04/02...
***845E        (Brookdale-E)   05/20/02...
***845G        (Brookdale-G)   05/20/02...
***845GL       (Brookdale-GL)  05/20/02...
***845GE       (Brookdale-GE)  10/07/02...
***845PE       (Brookdale-PE)  10/07/02...
***845GV       (Brookdale-GV)  10/07/02...
***848P        (Breeds Hill)   c:Aug'03...
***850         (Tehama)        11/20/00...
***850E        (Tehama-E)      05/06/02...
***852GM       (Montara-GM)    01/14/03...
***852GMV      (Montara-GM)    ???...
***852PM       (Montara-GM)    06/11/03...
***852GME      (Montara-GM)    06/11/03...
***854         (?)             04/11/05...
***855GM       (Montara-GM)    03/12/03...
***855GME      (Montara-GM)    03/12/03...
***855PM       (Odem)          03/12/03...
***860         (Colusa)        05/21/01...
***865G        (Springdale)    05/21/03...
***865PE       (Springdale-PE) 05/21/03...
***865P        (Springdale-P)  05/21/03...
***865GV       (Springdale-GV) c:Sep'03...
***875P        (Canterwood)    04/14/03...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C700         FireStar                                         c:97
***Info:...
***Configurations:...
***Features:
PCI Bus
o   PCI supports sustained X-1-1-1 bursts, even to DRAM through an 
    innovative mechanism. PCI operation can be concurrent with 
    CPU/L2 cache and IDE operations.
o   PCI clock generation eliminates the need for external PCI clock 
    buffers in many designs and allows the PCI bus to be effectively 
    power-managed.
o   3.3V or 5.0V PCI is supported on the FireStar PCI bus. If FireStar 
    is configured for 3.3V operation, 5.0V-only PCI plug-in cards and 
    docking stations can still be supported through a bridge device 
    such as OPTi's 820824 Cardbus Controller/Docking Solution, whose 
    prefetch and post-write buffers off-load operations from the 
    primary PCI bus.
DRAM Controller
o   Provides BIOS with the means to automatically detect the DRAM type 
    in use on each bank, whether fast page mode, EDO, or synchronous 
    DRAM, allowing BIOS routines to efficiently program DRAM 
    operation.
ISA Bus
o   A full ISA bus is directly provided to support the keyboard 
    controller, BIOS ROM, and Compact ISA peripheral devices for local 
    ISA support with no TTL. When reduced ISA operation is selected, 
    other FireStar pins become available for general purpose use.
Bus Mastering IDE
o   FireStar supports two bus mastering IDE channels that function 
    concurrently with operations on the CPU/L2 cache interface and PCI 
    interface. Up to four drives are supported.
o   An emulated bus mastering IDE feature allows IDE drives that are 
    not commonly available as bus mastering devices, such as CD-ROM 
    drives, to act as bus mastering drives. For example, a CD-ROM 
    drive can transfer video data to DRAM while the CPU is 
    decompressing the data and sending it to the graphics controller.
Thermal Management
o   Fail-safe thermal management incorporates feedback logic that 
    requires a very inexpensive external sensor circuit.
o   Hardware monitors temperature directly and reliably, while the 
    fail-safe aspect of the circuitry ensures that sensor component 
    failure will automatically inhibit CPU clocking to prevent 
    overheating.
o   SMM code will be able to read (and display if desired) actual CPU 
    temperature.
ACPI Implementation
o   Microsoft Advanced Configuration and Power Interface (ACPI) is 
    being implemented in the FireStar silicon. ACPI is a standard 
    register interface for power management function jointly developed 
    by Microsoft, Intel, and Toshiba.
Miscellaneous
o   The standard version of the chip can run at 3.3V, up to 66MHz on 
    the CPU bus.
o   A new Context Save Mode feature allows chip registers to be saved 
    and restored more efficiently than ever before, requiring less SMM 
    code and storage space.
o   The OPTi Viper-N+ Power Management Unit is used, maintaining 
    backward compatibility down to the register level with previously 
    written support firmware.
o   Serial IRQs are supported as an option for interrupts on PCI.
o   Known devices in the system can be positively decoded on the PCI 
    bus, eliminating the delay for subtractive decode and improving 
    the efficiency of ISA operations.
o   ISA bus cycle speed can be individually controlled to certain ISA 
    device groups.
o   Simple logic gate functions can be assigned to unused pins to 
    eliminate the need for external TTL. Pin programming is far more 
    flexible than ever possible on any other chip.


**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved