[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82485       Turbo Cache (and 485Turbocache)                      c90
***Notes:...
***Info:
The 82485 is  a second-level cache controller designed  to improve the
performance  of  Intel486  Microprocessor  systems.  One  82485  cache
controller supports  64K or  128K bytes of  second level  cache memory
that maps  to the  entire 4 Gigabytes  of the  Intel486 microprocessor
address space. The controller  is completely software transparent. One
controller plus SRAMs  provides a 64K or a  128K cache. External EPROM
can  be  cached  yet  remain  write protected.   The  82485  is  fully
compatible  with the  Intel486  microprocessor. All  Intel486 CPU  bus
cycles and timings are supported.

A complete, optional second level  cache controller using the 82485 is
available  as the 485Turbocache  Module from  Intel (data  sheet order
number 240722).

2.0 FUNCTIONAL DESCRIPTION
2.1 Introduction
The 82485 is a single ported, two-way set associative cache controller
designed specifically  to interface with  the Intel486 microprocessor.
The controller supports either a sectored configuration (two lines per
tag) or  a non-sectored configuration  (one line per tag).   The 82485
will directly support a nonsectored  64K data cache or a 128K sectored
data cache.  Both the 64K and  128K configurations are able to map the
entire 4 gigabytes of  the Intel486 microprocessor address space.  The
82485 interfaces directly to  the Intel486 microprocessor.  All Intel-
486 CPU bus cycles and timings are supported.  The 82485 also supports
0 wait  state processor operation  when there is  a cache hit  and has
provisions to support invalidation cycles, BOFF# cycles, and premature
BLAST# terminations.  The controller  is look aside (monitors bus act-
ivity in parallel to the processor) and write through (all writes pro-
pagate to the  system bus), so it supports  the same cache consistency
mechanisms as the  Intel486 CPU.  The controller also  provides a safe
method to cache ROM BIOS through the  use of a write protect pin and a
write protect strapping option.

The data cache  (Static RAM) resides external to  the 82485. The 82485
provides all  controls for  the SRAMs.  No  external latches  or tran-
ceivers are  required.  The 82485  output buffers support up  to eight
SRAMs.  A  64K cache can be  designed with only  five components; nine
components for a 128K cache.  Two-way set associativity is provided by
dual banked SRAMs. Data parity is supported.

The  82485  can  be  used  to  design  a  custom  second  level  cache
configuration. For an easier system design and higher integration, the
82485M Turbocache  can be used  (see data sheet order  number 240722).
This  module is  a  complete second  level  cache in  one package.  It
consists  of a single  82485 cache  controller and  SRAM to  provide a
complete 64K or 128K second level Intel486 microprocessor second level
cache.

***Versions:...
***Features:...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C230     286AT MORTAR Chip Set                               <91
***Info:...
***Configurations:...
***Features:
o   Fully PC/AT-Compatible for 10MHz and 12MHz systems.
o   Guaranteed zero wait state for 80ns DRAMs at 12MHz and one wait 
    state for 120ns DRAMs at 12.5MHz.
o   Supports up to 4MB local memory on board.
o   Remaps 384KB of top of system local memory space.
o   Supports 1M/256K SIM module.
o   Supports 12MHz operation with one wait state for 200ns EPROM.
o   Commercially available BIOS (Phoenix/Award/AMI) applicable.
o   Easy design system board, three VLSI chips and eight TTLs 
    configure all the logic.
o   Landmark speed=15.9MHz operating at 12MHz, 16.5MHz operating at
    12.5MHz.

**UM82C210     386SX/286 AT Chip Set                               <91...
**UM82C3xx     Twinstar & UM82C336F/N & UM82C39x [no datasheet]      ?...
**UM82C380     386 HEAT PC/AT Chip Set                             <91...
**UM82C480     386/486 PC Chip Set                                 c91...
**UM82C493/491 ??????????????? [no datasheet]                        ?...
**UM8498/8496  486 VL Chipset  "Super Energy Star Green"[no dsheet]c94...
**UM8881/8886  HB4 PCI Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8890       Pentium chipset [no datasheet]                        ?...
**
**Support Chips:
**UM82152      Cache Controller (AUStek A38152 clone)              <91...
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...