Advance Information



FE5000

Enhanced CPU and Peripheral Control Logic

- 100% Hardware (Register Level) and Software Compatible to the IBM* Personal System/2* Models 50 and 60
- Equivalent Functionality of the following:
 Two 8259 Interrupt Controllers
 8254 Timer
 Watchdog Timer Logic
 System Board I/O Decode Logic
 Peripheral Bus Control Generator
 NMI Generator
 Error Control Logic
- Operates at CPU Clock Rates to 20 MHz
- Interfaces Directly to the Channel
- 80287 Math Coprocessor Support
- Programmable Option Select (POS) Logic
- Clock Generation Logic for 80287 Math Coprocessor and 8742 Keyboard Controller
- Support for External CMOS RAM for Storage of Configuration Data
- Extended Setup FacilityTM (ESFTM)
- Low Power 1.25 Micron CMOS Technology
- 132 Lead JEDEC Plastic Quad Flat Pack

As part of the Faraday® FE5400 Chip Set, the FE5000 CPU and Peripheral Control Logic integrated circuit significantly facilitates the design and implementation of IBM PS/2* Model 50 and 60 compatible system boards. By combining functionality normally implemented in 1 gate array and 29 discrete components, the FE5000 decreases design complexity, saves space, reduces system cost, and increases system reliability.

The Extended Setup Facility (ESF) is a fully compatible enhancement that allows designers to easily configure additional functionality (e.g., Winchester Controller, LAN Adapter, Additional Serial Port) on the system board. This facility can help reduce costs and provide system level product differentiation. Figure 1 shows a typical system diagram using the FE5400 Chip Set.




Figure 1. System Diagram (Devices with Bold Outlines are Available from Western Digital Corporation)

^{*} IBM and AT are registered trademarks and Personal System/2, PS/2, Micro Channel, and Micro Channel Architecture are trademarks of International Business Machines Corporation. Intel is a registered trademark of Intel Corporation. Paradise is a registered trademark of Paradise Technologies, Inc. Western Digital is a registered trademark and Extended Setup Facility and ESF are trademarks of Faraday Electronics, Inc. Faraday Electro

Release 1.0

January 31, 1988

Additional References

IBM PS/2 Model 50/60 Technical Reference Manual Intel* Microprocessor and Peripheral Handbook

Disclaimer

Faraday Electronics, Inc. makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Faraday Electronics, Inc. reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Faraday Electronics, Inc. to notify any person of such revisions or changes.

Copyright

Copyright © 1988 Faraday Electronics, Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Faraday Electronics, Inc., 749 North Mary Avenue, Sunnyvale, California, 90486.

Faraday Electronics, Inc. reserves the right to make changes or improvements to the equipment, software, hardware, and documentation described herein at any time and without notice.

Table of Contents

| 1.0 PIN DESCRIPTION |
|--|
| 2.0 INTERRUPT CONTROLLER |
| 2.1 INTERRUPT CONTROLLER OPERATION |
| 2.1.1 Interrupt Request Register (IRR) and In-Service Register (ISR) |
| 2.1.2 Priority Resolver |
| 2.1.3 Interrupt Mask Register (IMR) |
| 2.1.4 Read/Write Control Logic |
| 2.1.5 Cascade Buffer/Comparator |
| 2.2 INTERRUPT SEQUENCE |
| 2.3 END OF INTERRUPT (EOI) |
| 2.4 POLLED MODE |
| 2.5 INTERRUPT PRIORITY |
| 2.5.1 Automatic Rotation |
| 2.5.2 Specific Rotation |
| 2.6 SPECIAL MASK MODE |
| 2.7 READING REGISTER STATUS |
| 2.8 INTERRUPT TRIGGERING |
| 2.9 PROGRAMMING |
| 2.9.1 Initialization Command Word 1 (ICW1) |
| 2.9.2 Initialization Command Word 2 (ICW2) |
| 2.9.3 Initialization Command Word 3 (ICW3) |
| 2.9.4 Initialization Command Word 4 (ICW4) |
| 2.9.6 Operation Control Word 2 (OCW2) |
| 2.9.7 Operation Control Word 3 (OCW3) |
| 3.0 TIMERS AND CLOCK GENERATION |
| |
| 3.1 TIMERS 0, 2 AND 3 |
| 3.2 PROGRAMMING |
| 3.2.1 Write Operations |
| 3.3 COUNTER OPERATION |
| 3.3.1 Mode 0—Interrupt on Terminal Count |
| 3.3.2 Mode 1—Hardware Retriggerable One-Shot |
| 3.3.3 Mode 2—Rate Generator |
| 3.3.4 Mode 3—Square Wave Generator |
| 3.3.5 Mode 4—Software Triggered Strobe |
| 3.3.6 Mode 5—Hardware Triggered Strobe |
| 3.4 WATCHDOG TIMER OPERATION |
| 4.0 SYSTEM BOARD SETUP |
| 5.0 SYSTEM CONTROL REGISTERS |
| 6.0 COPROCESSOR INTERFACE |
| 7.0 EXTERNAL DEVICE ENABLE |
| |
| 8.0 PERIPHERAL BUS CONTROL |
| 9.0 EXTENDED CMOS RAM INTERFACE AND EXTENDED SETUP FACILITY |
| 9.1 EXTENDED CMOS RAM (ECR) INTERFACE |
| 9.2 EXTENDED SETUP FACILITY (ESF) |
| 9.2.1 ESF Access |
| 9.2.2 ESF Address Maps |
| 9.2.3 Peripheral Configuration Register (PCR) |
| 9.2.4 Port A/B Decodes |
| 10.0 NMI CONTROL |
| 11.0 TECHNICAL SPECIFICATIONS |
| 11.1 ABSOLUTE MAXIMUM RATINGS |
| 11.2 NORMAL OPERATING CONDITIONS |
| 11.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS) |
| 12.0 TIMING |

List of Figures

| Figure 1. System Diagram | . Cover |
|---|---------|
| Figure 2, FE5000 Block Diagram | 1 |
| Figure 3. Pin Diagram | 2 |
| Figure 4. Interrrupt Controller Block Diagram | 8 |
| Figure 5. Interrupt Controller Functional Diagram | 9 |
| Figure 6. Interrupt Priority Level Using the Poll Command | 11 |
| Figure 7. Interrupt Priority Before Automatic Rotation | 11 |
| Figure 8. Interrupt Priority After Automatic Rotation | . 11 |
| Figure 9. IRQ Triggering Timing Requirements | 12 |
| Figure 10. Interrupt Controller Programming Model | 12 |
| Figure 11, ICW1 | 1.10 |
| Figure 12. ICW2 | 11 |
| Figure 13. ICW3 Formats | 14 |
| Figure 14. ICW4 | 45 |
| Figure 15. OCW1 | 15 |
| Figure 16. OCW2 | 10 |
| Figure 17. OCW3 | 15 |
| Figure 17. COVVS | 16 |
| Figure 18. System Timer Functional Block Diagram | 16 |
| Figure 19. Internal Block Diagram of a Counter | 17 |
| Figure 20. Control Word Formats | 18 |
| Figure 21. Read-Back Command | 19 |
| Figure 22. Counter Status Bytes | 19 |
| Figure 23. Read-Back Command Examples | 20 |
| Figure 24. Minimum and Maximum Initial Counts | 20 |
| Figure 25. Mode 0 Examples | 21 |
| Figure 26. Mode 1 Examples | 21 |
| Figure 27. Mode 2 Examples | ,21 |
| Figure 28. Mode 3 Examples | 22 |
| Figure 29. Mode 4 Examples | 22 |
| Figure 30. Mode 5 Examples | 23 |
| Figure 31. System Board Setup Functional Block Diagram | 24 |
| Figure 32. POS Register Formats (0102H and 0103H) | 24 |
| Figure 33. POS Register Formats (0091H, 0094H, and 0096H) | 25 |
| Figure 34. System Control Register Formats (0061H) | 26 |
| Figure 34. System Control Register Formats (0061H) | 26 |
| Figure 36. ECR and ESF Block Diagram | 20 |
| Figure 37. RTC/CMOS Address Port Register (0070H) | 2/ |
| Figure 38. Extended Setup Facility Overview | 20 |
| Figure 39. Peripheral Configuration Register Format (ESF:20 Read/Write) | 20 |
| Figure 40. Port A or B Control Register (ESF:21, ESF:24 Read/Write—typical) | 30 |
| Figure 40. For A of B Control Register (ESF.21, ESF.24 Read/Write—typical) | 30 |
| Figure 41. Peripheral Bus Cycle | |
| Figure 42. Clock Cycle | |
| Figure 43. Interrupt Cycle | ,35 |
| Figure 44. 132 JEDEĆ Flat Pack Packaging Diagram | 36 |
| Figure 45. Socket Diagram | 37 |
| <u> </u> | |
| List of Tables | |
| Table 1. System Level I/O Map | 7 |
| Table 2. Interrupt Sharing | / |
| Table 3 Interrupt Controller Function Man | . , . 9 |
| Table 3. Interrupt Controller Function Map | 12 |
| Table 4. Counter Operating Modes | 17 |
| Table 5. Counter/Timer Address Map | 17 |
| Table 6. System ID Codes | 23 |
| Table 7. Channel Command Encoding | 26 |
| Table 8. ESF General Usage Map | 29 |
| Table 9, ESF System Address Map | 20 |
| Table 10. Peripheral Bus Cycle | 32 |
| Table 11. Clock Cycle Times | 34 |
| Table 12. Interrupt Cycle | 35 |
| | |

₹




Figure 2. FE5000 Block Diagram




Figure 3. Pin Diagram

| PIN | _ | NAME | PIN | _ | NAME | PIN | _ | NAME | PIN | _ | NAME |
|-----|---|----------|-----|---|----------|-----|---|-------------------|-----|----|-----------------|
| 1 | _ | SD6 | 34 | _ | SA14 | 67 | _ | RESERVED | 100 | _ | RTCWR |
| 2 | _ | VDD | 35 | _ | V_{DD} | 68 | - | VDD | 101 | - | Vss |
| 3 | | SD5 | 36 | _ | SA13 | 69 | - | CMOSA10 | 102 | - | RTCRD |
| 4 | _ | RESERVED | 37 | _ | SA12 | 70 | - | CMOSA9 | 103 | - | RTCAS |
| 5 | - | SD4 | 38 | _ | SA11 | 71 | - | CMOSA8 | 104 | - | <u>IOW</u> |
| 6 | _ | SD3 | 39 | - | SA10 | 72 | _ | CMOSA7 | 105 | →. | IOR |
| 7 | _ | SD2 | 40 | - | SA9 | 73 | _ | CMOSA6 | 106 | _ | MEMWR |
| 8 | - | RESERVED | 41 | - | SA8 | 74 | - | CMOSA5 | 107 | - | MEMRD |
| 9 | - | SD1 | 42 | _ | SA7 | 75 | - | CMOSA4 | 108 | _ | CLK287 |
| 10 | | SD0 | 43 | _ | SA6 | 76 | - | Vss | 109 | - | CLK8742 |
| 11 | - | Vss | 44 | _ | SA5 | 77 | - | CMOSA3 | 110 | | SDCBA |
| 12 | - | CHCK | 45 | - | SA4 | 78 | - | CMOSA2 | 111 | - | SDEN |
| 13 | - | Vss | 46 | - | SA3 | 79 | - | CMOSA1 | 112 | _ | SDDTR |
| 14 | - | BUSY287 | 47 | - | SA2 | 80 | _ | CMOSA0 | 113 | - | RESERVED |
| 15 | _ | ERROR287 | 48 | _ | SA1 | 81 | | MHZ14 | 114 | - | CMOSA12 |
| 16 | - | RESET | 49 | - | SA0 | 82 | _ | NMI | 115 | _ | Vss |
| 17 | - | MHZ28 | 50 | _ | Vss | 83 | _ | DRVAUDIO | 116 | = | CMOSA11 |
| 18 | - | PARERR | 51 | - | IRQ11 | 84 | _ | SYSSTA | 117 | - | BUSY286 |
| 19 | - | CDSETEN | 52 | - | IRQ10 | 85 | _ | CMOSCS | 118 | - | CSA |
| 20 | - | MHZ30 | 53 | - | IRQ9 | 86 | _ | V _{DD} | 119 | _ | CSB |
| 21 | - | SERINT2 | 54 | - | RTCIRQ | 87 | _ | INTR | 120 | - | CMDBUF |
| 22 | - | SERINT1 | 55 | - | IRQ7 | 88 | - | Vss_ | 121 | - | CDSETUP0 |
| 23 | - | INT2EN | 56 | _ | IRQ6 | 89 | - | NPS1 | 122 | - | CDSETUP1 |
| 24 | - | INTIEN | 57 | - | IRQ5 | 90 | - | PPCS | 123 | - | V _{DD} |
| 25 | - | AUXINT | 58 | - | IRQ4 | 91 | _ | SERCS2 | 124 | - | CDSETUP2 |
| 26 | - | DACK | 59 | - | ÎRQ3 | 92 | - | SERCS1 | 125 | _ | Vss |
| 27 | - | PROMOS | 60 | - | | 93 | - | | 126 | - | |
| 28 | - | HLDA | 61 | - | | 94 | _ | | 127 | - | |
| 29 | - | IRQ15 | 62 | | | 95 | | | 128 | - | |
| 30 | | IRQ14 | 63 | | | 96 | | | 129 | - | |
| 31 | | EDRENA | 64 | | | 97 | | | 130 | - | , |
| 32 | | IRQ12 | 65 | | CHS0 | 98 | | REFREQ | 131 | _ | |
| 33 | - | SA15 | 66 | - | CDSFDBK | 99 | - | · V _{DD} | 132 | - | SD7 |

1.0 PIN DESCRIPTION

| PIN NO. | NAME | TYPE | FUNCTION |
|--|---|------|---|
| | | | INTERRUPT CONTROLLER |
| 60 | KYBDINT | 1 | KEYBOARD INTERRUPT—Driven by the system keyboard controller (8742). |
| 22 | SERINT1 | i. | SERIAL INTERRUPT 1—Internally switched with SERINT2 to share IRQ3 and IRQ4 under software control. The program control register (PCR) and setup register 0102H are used to assign the serial interrupt signals. |
| 21 | SERINT2 | • | SERIAL INTERRUPT 2—Internally switched with SERINT1 to share IRQ3 and IRQ4 under software control. The program control register (PCR) and setup register 0102H are used to assign the serial interrupt signals. |
| 54 | RTCIRO | 1 | REAL TIME CLOCK INTERRUPT—Generated by the system Real Time Clock module. |
| 25 | AUXINT | ı | AUXILIARY INTERRUPT—Driven by the system keyboard controller (8742). |
| 59 58 57 56 55 53 52 51 | IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 IRQ9 IRQ10 IRQ11 | I | INTERRUPT REQUESTS—Asynchronous inputs that may be shared by other interrupting devices. |
| 30 29 24 | IRQ14 IRQ15 INT1EN | | SERIAL INTERRUPT 1 ENABLE—System generated programmable output that gates interrupt signal SERINT1 from the associated serial device. This line may be left open to |
| | | | enable the interrupt. |
| 23 | INT2EN | 1 | SERIAL INTERRUPT 2 ENABLE—System generated programmable output that gates interrupt signal SERINT2 from the associated serial device. This line may be left open to enable the interrupt. |
| 87 | INTR | 0 | INTERRUPT—Drives the system CPU interrupt pin. |
| | | | TIMERS |
| 17 | MHZ28 | I | 28.636 MHz—Basic clock used for all FE5000 internal functions (timers, wait generator, bus interface logic). |
| 20 | MHZ30 (optional) | l | 30.0 MHz—This input drives the coprocessor and keyboard clock outputs appropriately. See below. |
| 81 | MHZ14 | 0 | 14.318 MHz—This clock output drives the Channel OSC line. |
| 98 | REFREQ | 0 | REFRESH REQUEST—This timer output is used to request a refresh cycle by the CACP and DMA controller. |
| 83 | DRVAUDIO | 0 | DRIVE AUDIO—This output drives the audio summing network shared by the Channel audio line. This output is Timer 2 OUT gated by Control Port B (0061H) bit 0. |
| 108 | CLK287 | 0 | 287 CLOCK—This is a 33% duty cycle clock derived from the MHZ30 clock input divided by 3. Its specification is suitable for the 80287 math coprocessor. |
| 109 | CLK8742 | 0 | 8742 CLOCK—This clock drives the 8742. It is derived from the 30 MHz clock input divided by 3. |

| PIN NO. | NAME | TYPE | FUNCTION |
|-------------|----------|------|--|
| | | | SYSTEM BOARD SETUP |
| 66 | CDSFDBK | 1 | CARD SELECTED FEEDBACK—This Channel signal indicates that the addressed slave is present. |
| 19 | CDSETEN | ı | CARD SETUP ENABLE—This signal is the timing decode for 0100H-0107H from the FE5010. |
| 121 | CDSETUP0 | 0 | CARD SETUP—Each signal drives a Channel slot. |
| 122 | CDSETUP1 | | |
| 124 | CDSETUP2 | | |
| 126 | CDSETUP3 | | |
| 127 | CDSETUP4 | | |
| 128 | CDSETUP5 | | |
| 129 | CDSETUP6 | | |
| 130 | CDSETUP7 | | |
| 95 | PPEM | 0 | PARALLEL PORT EXTENDED MODE—When asserted, this signal puts the parallel port into Extended (bidirectional) Mode. |
| 131 | CHRST | 0 | CHANNEL RESET—This software generated signal resets all Channel resident adapters and system board IO devices only. It is located in register 0096H bit 7. |
| 96 | VGASETUP | 0 | VGA SETUP—Tells the PVGA device to enter Setup Mode. |
| | | | SYSTEM CONTROL REGISTERS |
| 84 | SYSSTA | 0 | SYSTEM STATUS—This signal is used to drive a system status LED. |
| | | -ll | COPROCESSOR INTERFACE |
| 15 | ERROR287 | _ | ERROR 287—Driven by the coprocessor, this signal indicates that the coprocessor has encountered an error condition. This condition causes an interrupt (13H) to be issued and holds the BUSY 286 signal in the busy state. The busy and interrupt are cleared by issuing an 8 bit IO write command to location 00F0H with data equal to 00H. |
| 14 | BUSY287 | ı | BUSY 287—Driven by the coprocessor, this signal indicates the coprocessor is currently executing a command. |
| 117 | BUSY286 | 0 | BUSY 286—Indicates the coprocessor is currently executing a command. |
| | | 1 | EXTERNAL DEVICE ENABLE |
| 28 | HLDA | *** | HOLD ACKNOWLEDGE—This line indicates when the CPU has given the system MPU local bus to another master (Channel bus master or DMA controller). It is used to prevent non-system CPU access to locations 0000–00FFH in the FE5000. |
| 27 | PROMOSE | I | PROMPT CHIP SELECT—Is located in addresses E0000H to FFFFFH. The line is used by the Wait/Ready logic to control the bus cycle length for PROM accesses. It is tied high (using 10K ohms), and the system EPROM is connected to the FE5030. |
| 26 | DACK | • | DMA ACKNOWLEDGE—This signal starts the Wait/Ready logic when the DMA accesses the floppy controller. |
| 94 | CS8742 | 0 | CHIP SELECT 8742—This signal is the chip select to the keyboard/auxiliary device controller. |
| 93 | FDCCS | 0 | FLOPPY DISK CONTROLLER CHIP SELECT—This signal is the chip select to the floppy disk controller. |
| 90 | PPCS | 0 | PARALLEL PORT CHIP SELECT—This signal is the chip select to the parallel port |

| PIN NO. | NAME | TYPE | FUNCTION |
|---------|--------|------|--|
| 92 | SERCS1 | 0 | SERIAL CHIP SELECT 1—This signal is the chip select for the first serial port controller. |
| 91 | SERCS2 | 0 | SERIAL CHIP SELECT 2—This signal is the chip select to second serial port controller. |
| 89 | NPS1 | 0 | NUMERIC PROCESSOR SELECT—This signal is the chip select to the math coprocessor. |
| 118 | CSA | 0 | CHIP SELECT A—This signal is a software programmable chip select. |
| 119 | CSB | 0 | CHIP SELECT B—This signal is a software programmable chip select. |
| | | | PERIPHERAL BUS CYCLE |
| 10 | SD0 | 10 | SYSTEM DATA—These bidirectional lines are the low byte of data from the Channel |
| 9 | SD1 | | data bus (buffered). |
| 7 | SD2 | | |
| 6 | SD3 | | |
| 5 | SD4 | | |
| 3 | SD5 | | |
| 1 | SD6 | | |
| 132 | SD7 | | |
| 49 | SA0 | I | SYSTEM ADDRESS—These 16 address lines are used to decode the appropriate loca- |
| 48 | SA1 | | tions of the system CPU 64K IO space. |
| 47 | SA2 | | |
| 46 | SA3 | | |
| 45 | SA4 | | |
| 44 | SA5 | | |
| 43 | SA6 | | |
| 42 | SA7 · | | |
| 41 | SA8 | | |
| 40 | SA9 | | |
| 39 | SA10 | | |
| 38 | SA11 | | |
| 37 | \$A12 | - | |
| 36 | SA13 | | |
| 34 | SA14 | | |
| 33 | SA15 | | |
| 65 | CHS0 | l | CHANNEL STATUS and MEMORY I/OThese three lines encode the Channel bus |
| 64 | CHS1 | | cycle type information. |
| 61 | M/ĪO | | |
| 62 | CMD | ı | COMMAND—This signal defines when data to or from the Channel is valid. |
| 120 | CMDBUF | 0 | COMMAND BUFFERED—This signal is a buffered COMMAND output provided to latch |
| | | _ | the peripheral address bus externally. |
| 63 | ADL | ı | ADDRESS DECODE LATCH—This line is used to set the direction control lines for the IO data bus. |
| 16 | RESET | 1 | RESET—This signal initializes all the internal logic to a power on state. |
| 105 | ĪOR | 0 | I/O READ, I/O WRITE, MEMORY READ, and MEMORY WRITE—These signals com- |
| 104 | ĪOW | 1 | prise the command information for peripheral bus cycles and track the Channel cycle. |
| 107 | MEMRD | | Parietista and machine cycle, |
| 106 | MEMWR | | |

| PIN NO. | NAME | TYPE | FUNCTION |
|-------------------------------------|--|------|--|
| 97 | IORDY | 0 | I/O READY—This signal indicates the FE5000 is finished with the current bus cycle. It is deactivated to extend the current system MPU bus cycle. |
| 112 | SDDTR | 0 | SD BUS DATA TRANSMIT/READ, SD BUS ENABLE, SD BUS CLOCK (latches when |
| 111 | SDEN | 0 | clock is low)—These three lines control the address and data buffer latches for the |
| 110 | SDCBA | 0 | peripheral bus. When SDDTR is asserted the bus cycle is a read. |
| 103 | RTCAS | 0 | REAL TIME CLOCK ADDRESS SELECT—This signal latches the address into the Real Time Clock module. |
| 102 | RTCRD | 0 | REAL TIME CLOCK READ/WRITE-These two lines are the command lines to the Real |
| 100 | RTCWR | | Time Clock Module. |
| | ······································ | | EXTENDED CMOS RAM INTERFACE |
| 80 | CMOSA0 | 0 | CMOS ADDRESS—These 13 lines are used to address the Extended CMOS RAM. |
| 79 | CMOSA1 | | |
| 78 | CMOSA2 | | |
| 77 | CMOSA3 | | |
| 75 | CMOSA4 | | |
| 74 | CMOSA5 | | |
| 73 | CMOSA6 | | |
| 72 | CMOSA7 | | |
| 71 | CMOSA8 | | |
| 70 | CMOSA9 | 1 | |
| 69 | CMOSA10 | | • |
| 116 | CMOSA11 | | |
| 114 | CMOSA12 | | |
| 85 | CMOSCS | 0 | CMOS CHIP SELECT—This line is used to select the Extended CMOS RAM. |
| 31 | EDRENA | | ESF DATA REGISTER PORT ENABLE—This signal from the FE5010 indicates that the |
| | | _ | ESF Data Register is being read or written. |
| | | , | NMI CONTROL |
| 12 | СНСК | Ю | CHANNEL CHECK—This signal is the Channel error indication. It is driven by bus resident adapters. During a bus master DRAM cycle the system board drives this line if a parity error occurs. |
| 18 | PARERR | 1 | PARITY ERROR—This signal is the output of the DRAM controller parity generator. |
| 82 | NMI | 0 | NON-MASKABLE INTERRUPT—This signal is "wire OR" with the FE5010 NMI signal to drive the system CPU NMI line. |
| ***** | ļ. <u>.</u> . | | MISCELLANEOUS |
| 2,35,68, | V _{DD} | T | +5 V Power Supply |
| 86,99,123 | B . | | 10 T Fortist Cappy |
| 11,13,50, 76,88,101, 115, 125 | II. | l | 0V Ground |
| 4,8, 67,113 | RESERVED | - | NO CONNECT—These pins must be left open. |

The FE5400 IO map is shown in Table 1.

| ADDRESS RANGE | LOCATION | FUNCTION |
|---------------------------|----------|-------------------------------------|
| 0000 to 000FH | FE5010 | DMA Controller chan 0-3 [1] |
| 0018H | FE5010 | Extended Function Register [1] |
| 001AH | FE5010 | Extended Function Execute [1] |
| 0020 to 0021H | FE5000 | Interrupt Controller 1 |
| 0040,0042-0044,0047H | FE5000 | System Timers |
| 0060H | FE5000 | Keyboard Data Port |
| 0061H | FE5000 | System Control Port B |
| 0064H | FE5000 | RD=Kybd status, WR=Kybd command |
| 0070H | FE5000 | RTC/CMOS address register, NMI Mask |
| 0071H | FE5000 | RTC/CMOS data port |
| 0074H | FE5000 | EAR0 Extended CMOS RAM; ESF |
| 0075H | FE5000 | EAR1 Extended CMOS RAM |
| 0076H | FE5000 | Extended CMOS RAM data port |
| 0081 to 0083, 0087H | FE5010 | DMA Page Registers (0-3) [1] |
| 0089 to 008B, 008FH | FE5010 | DMA Page Registers (4-7) [1] |
| 0090H | FE5010 | AC [1] |
| 0091H | FE5000 | Card Selected Feedback |
| 0092H | FE5000 | System Control Port A |
| 0094H | FE5000 | System Board Setup |
| 0096,0097H | FE5000 | POS, Channel Connector Select |
| 00A0 to 00A1H | FE5000 | Interrupt Controller 2 |
| 00C0 to 00DFH | FE5000 | DMA Controller (even only) [1] |
| 00F0H | FE5000 | Coprocessor clear busy |
| 00F1H | FE5000 | Coprocessor reset |
| 00F8 to 00FFH | FE5000 | Coprocessor |
| 0100, 0101H | FE5000 | System ID |
| 0102 to 0107H | FE5000 | System Board Configuration (POS) |
| 0278 to 027BH | FE5000 | Parallel Port 3 |
| 02F8 to 02FFH | FE5000 | Alternate Serial Port |
| 0378 to 037BH | FE5000 | Parallel Port 2 |
| 03BC to 03BFH | FE5000 | Parallel Port 1 |
| 03B4,03B5,03BA,03C0-03C5H | PVGA1 | Video Subsystem [2] |
| 03CE,03CF,03D4,03D5,03DAH | PVGA1 | Video Subsystem [2] |
| 03C6 to 03C9H | PVGA1 | Video DAC [2] |
| 03F0 to 03F7H | FE5000 | Diskette Drive Controller |
| 03F8 to 03FFH | FE5000 | Primary Serial Port |
| 0700H | FE5010 | ESF Data Register (Default) |

Table 1. System Level I/O Map

2.0 INTERRUPT CONTROLLER

The Interrupt Controller is functionally compatible with two Intel 8259 controllers cascaded together. It operates in level-sensitive mode and controls 16 levels of interrupts; 5 internal and 11 system interrupts. The edge trigger mode is not available. Any or all of the interrupts may be masked. The non-maskable interrupt may be masked by setting register 0070H bit 7.

Interrupt controller #1 is the master controller and is located at I/O space 0020H and 0021H. Interrupt controller #2 is the slave and is located at I/O space 00A0H and O0A1H. Interrupt request 2 (IRQ2) of interrupt controller #1 is used to cascade the two controllers (see Fig. 4).




Figure 4. Interrupt Controller Block Diagram

| SYSTEM SOURCE | CHANNEL | LEVEL |
|---------------------|--------------|--------|
| Timer | - | 0 [1] |
| Keyboard Port | _ | 1 |
| Cascade | | 2 [1] |
| Alt. Serial Port | IRQ3 | 3 |
| Pri. Serial Port | IRQ4 | 4 |
| _ | IRQ5 | 5 |
| Floppy Disk | IRQ6 | 6 |
| Parallel Port | IRQ7 | 7 . |
| RTC | _ | 8 |
| PVGA | IRQ9 | 9 |
| _ | IRQ10 | 10 |
| - | IRQ11 | 11 |
| Mouse Port (AUXINT) | IRQ12 | 12 |
| Coprocessor | _ | 13 [1] |
| | IRQ14 | 14 |
| | IRQ15 | 15 |

Table 2. Interrupt Sharing

Interrupts may be shared by more than one hardware interrupt requester. Table 2 shows the interrupt assignments in a system environment.

AUXINT is an active high input that is ORed with IRQ12 from the Channel. It is treated exactly like an IRQ12 interrupt.

SERINT1 is an active high interrupt from Serial Port 1 (SP1). SERINT1 is masked by INT1EN which must be low for SERINT1 to be detected. SERINT1 is ORed with IRQ3 or IRQ4 depending on how it is programmed. If SP1 is enabled (see SYSTEM BOARD SETUP, Section 4.0), SERINT1 is treated as IRQ3 when SP1 is programmed to alternate addresses 02F8–02FFH, or IRQ4 when SP1 is programmed to primary addresses 03F8–03FFH.

SERINT2 is an active high interrupt from Serial Port 2 (SP2). SERINT2 is masked by INT2EN which must be low for SERINT2 to be detected. SERINT2 is ORed with IRQ3 or IRQ4 depending on how it is programmed. If SP2 is enabled (see Peripheral Configuration Register, Section 9.2.3), SERINT2 is treated as IRQ3 when SP2 is programmed to primary addresses 03F8-03FFH, or IRQ4 when SP2 is programmed to alternate addresses 02F8-02FFH.




Figure 5. Interrupt Controller Functional Diagram (Typical Master or Slave)

Advance information

2.1 INTERRUPT CONTROLLER OPERATION

STE D

Figure 5 is a functional diagram for each interrupt controller in the FE5000. It provides an operational representation of how each controller works.

2.1.1 Interrupt Request Register (IRR) and In-Service Register (ISR)

Interrupts are handled by the IRR and the ISR. The IRR stores all the interrupt levels that request service and the ISR stores all the interrupt levels that are being serviced.

2.1.2 Priority Resolver

This function decodes the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during the INTA cycle.

2.1.3 Interrupt Mask Register (IMR)

The IMR stores the bits that mask selected interrupt lines. Masking a higher priority input does not affect lower priority interrupt request lines.

2.1.4 Read/Write Control Logic

This function accepts commands from the CPU and allows Interrupt Controller status to be read on the Data Bus. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers that store the various control formats for device operation,

2.1.5 Cascade Buffer/Comparator

This function stores and compares the ID of the slave controller, In the FE5000 Interrupt Controller configuration, the CAS bus is an output from the master and an input to the slave. When a slave request line is activated and acknowledged, the master sends the ID (fixed at 2) of the slave onto the CAS bus. This enables the slave to send its preprogrammed subroutine address onto the Data Bus during the second INTA cycle. All handshaking is handled internally.

2.2 INTERRUPT SEQUENCE

The events of an interrupt in a system environment are as follows:

- 1. One or more interrupts arrive from a peripheral device which sets the corresponding bit(s) in the IRR.
- 2. The request is evaluated and if the interrupt has not been masked, it is passed to the priority circuit and the Interrupt Controller sends an interrupt (INTR) to the CPU.

- 3. The CPU responds to the interrupt with an INTA cycle.
- 4. When the INTA is received, the priority is frozen and the highest priority ISR bit is set. The Interrupt Controller does not drive the Data Bus during this cycle.
- 5. The CPU initiates another INTA cycle that causes the Interrupt Controller to send an 8-bit vector to the CPU (see Figure 12). The master or slave may be programmed to send the byte of data. As long as the ISR bit is set, all interrupts at the same level or lower are inhibited (in Special Mask Mode (SMM), only interrupts at the same level are inhibited). If a higher priority interrupt occurs during an interrupt service routine, it is only acknowledged if the CPU internal interrupt enable has been re-enabled.

When the slave issues an interrupt, other interrupts from the slave are locked out. If it is desired to preserve priority in the slave (i.e. allow higher interrupts to occur when a lower interrupt is being serviced), Special Fully Nested Mode (SFNM) should be programmed in the master (see ICW4).

6. At the end of the second INTA cycle, one or two end of interrupt (EOI) commands must be issued to complete the interrupt; one for the master and the other for the slave. This clears the appropriate bit in the ISR.

If SFNM is programmed, send a Non-Specific EOI to the slave and check the ISR to see if any other interrupts are active. If there are none, a Non-Specific EOI should be sent to the master.

2.3 END OF INTERRUPT (EOI)

There are three EOI commands: Specific, Non-Specific, and Automatic. When the Interrupt Controller is programmed to operate in modes that preserve fully nested interrupts, the CPU can determine which ISR bit to reset on EOI since the current highest priority ISR bit is necessarily the last level acknowledged and serviced. In this case a Non-Specific EOI can be issued. In Special Mask Mode, an ISR bit that is masked in the IMR is not cleared by a Non-Specific EOI.

When the fully nested structure is not preserved, a Specific EOI must be issued at the end of the interrupt service routine which includes the ISR bit to reset, Specific and Non-Specific EOI are issued with OCW2.

Automatic EOI (AEOI) automatically occurs on the trailing edge of the second INTA cycle. AEOI can only be used for the master; not the slave. AEOI is set with ICW4.

2.4 POLLED MODE

The Interrupt Controller may also be operated in a polled mode. In this mode interrupts should be masked by the CPU. An interrupt is detected when software issues a poll command. The poll command is issued by setting P = 1 in OCW3. This results in an equivalent INTA cycle during the next read operation to the Interrupt Controller (i.e., IOR = 0, DECODE = 0) which sets the IS bit, if a request was made, and allows the priority level to be read (see Figure 6). The IRR remains frozen until the read cycle is complete. At the end of the process, Polled Mode is reset to 0.




Figure 6. Interrupt Priority Level Using the Poll Command.

2.5 INTERRUPT PRIORITY

There are three types of interrupt priority: Fixed, Automatic Rotation, and Specific Rotation. Fixed priority is the default condition unless Automatic or Specific Rotation is programmed with OCW2 or Polled Mode is programmed with OCW3. In Fixed Mode, interrupts are fully nested with IRQ0 having the highest priority and IRQ7 the lowest.

2.5.1 Automatic Rotation

Automatic Rotation is useful in applications where a number of interrupting devices have equal priority. In this mode, the last interrupt serviced has the lowest priority. For example, Figure 7 shows the status of the ISR and the corresponding priority status. Once the highest priority interrupt (IRQ4 in Figure 7) is serviced, the priority status changes as shown in Figure 8.

2.5.2 Specific Rotation

Specific Rotation is used to change the lowest priority thus fixing all other priorities. For example, if IRQ4 is programmed to be the lowest priority, then the new priority becomes 5, 6, 7, 0, 1, 2, 3, and 4 with IRQ5 the highest priority and IRQ4 the lowest.

Specific Rotation is programmed with OCW2 in two ways: Rotate on Specific EOI and Set Priority. Note that priority changes can only be made during an EOI command by using the Rotate on Specific EOI.




Figure 7. Interrupt Priority Before Automatic Rotation




Figure 8. Interrupt Priority After Automatic Rotation

2.6 SPECIAL MASK MODE

Special Mask Mode (SMM) allows the priority structure to be dynamically changed. In SMM, when a bit is masked in OCW1, interrupts are inhibited at that level; all other levels (lower and higher) that are not masked are enabled. Thus selective enabling of interrupts can be accomplished in SMM by changing the IMR. SMM is programmed with OCW3.

2.7 READING REGISTER STATUS

The status of the IRR, and ISR can be read at address 020H (master) and 0A0H (slave). Prior to the read status operation, indicate the register to be read with OCW3. The contents of the selected register can be read again (i.e., no need to write another OCW3 to read the same register) unless Polled Mode is selected.

IMR can be read at address 021H and 0A1H.

2.8 INTERRUPT TRIGGERING

An interrupt request is recognized by a high level on the IRQ input. The interrupt request must be removed before the EOI is issued or before the CPU internal interrupt enable has been re-enabled. Otherwise a "second" interrupt is detected.

The IRQ inputs must remain high until after the falling edge of the first INTA (see Figure 9). If the IRQ goes low before this time, the Interrupt Controller issues an interrupt level 7 vector during the second INTA cycle; thus ignoring the false interrupt. This allows detection of false interrupts caused by spurious noise glitches on the interrupt inputs.

If IRQ7 is needed for other purposes, a false IRQ7 can still be detected by reading the ISR. A normal IRQ7 sets the corresponding ISR bit, a false IRQ7 does not; except when a false IRQ7 occurs during a normal IRQ7. In this case it is necessary to keep track of IRQ7 occurrences to determine default occurrences that may follow.

2.9 PROGRAMMING

The Interrupt Controller is initialized by writing a series of Initialization Command Words to each controller (master and slave) (see Figure 10). Following initialization the controllers are ready to accept interrupt requests. Operation Control Words can then be used to change operating modes and command the controllers for various functions. The master and slave can be programmed to work in different modes.

Table 3 indicates each read/write function and its corresponding address for interrupt controller #1 (master) and interrupt controller #2 (slave).

2.9.1 Initialization Command Word 1 (ICW1)

The initialization sequence is started by writing ICW1 to address 020H or 0A0H. ICW1 has a fixed format as shown in Figure 11. Initialization accomplishes the following:

- 1. The Interrupt Mask Register is cleared.
- 2. Fixed Priority Mode is selected.
- 3. The Slave Mode address is set to 7.
- 4. Special Mask Mode is cleared.
- 5. IRR is set for Status Read.

The next three commands to address 021H or 0A1H loads ICW2 through ICW4.

2.9.2 Initialization Command Word 2 (ICW2)

Bits 3-7 are the five most significant bits of the interrupt vector (T3-T7); they are programmable by the CPU. Bits 0-2 are generated by the Priority Resolver during the INTA cycle according to the interrupt level (see Table 2). Figure 12 shows the format for ICW2.

| INTERRUPT CONTROLLER | ADDRESS | FUNCTION | READ/WRITE |
|----------------------|---------|----------|------------|
| 1 | 020 | ICW1 | Write |
| 1 | 021 | ICW2 | Write |
| 1 | 021 | ICW3 | Write |
| 1 | 021 | ICW4 | Write |
| 1 | 021 | OCW1 | Write |
| 1 | 020 | OCW2 | Write |
| 1 | 020 | OCW3 | Write |
| 1 | 020 | IRR | Read |
| 1 | 020 | ISR | Read |
| 1 | 021 | IMR | Read |
| 2 | 0A0 | ICW1 | Write |
| 2 | 0A1 | ICW2 | Write |
| 2 | 0A1 | ICW3 | Write |
| 2 | 0A1 | ICW4 | Write |
| 2 | 0A1 | OCW1 | Write |
| 2 | 0A0 | OCW2 | Write |
| 2 | 0A0 | OCW3 | Write |
| 2 | 0A0 | IRR | Read |
| 2 | 0A0 | ISR | Read |
| 2 | 0A1 | IMR | Read |

Table 3. Interrupt Controller Function Map




Figure 9. IRQ Triggering Timing Requirements (Note: I/O Address 20/21H applies to Master, A0/A1H applies to Slave.)




Figure 10. Interrupt Controller Programming Model (Note: I/O Address 20/21H applies to Master, A0/A1H applies to Slave.)

FARADAY

= Nonprogrammable

T-52-33-15

2.9.3 Initialization Command Word 3 (ICW3)

ICW3 initializes the master and slave. For the master, ICW3 sets a 1 for each IRQ input used to cascade a slave. For the slave, bits 0-2 of ICW3 provides the Slave Mode address. Figure 13 shows the format for ICW3 for master and slave. The formats are fixed and must be written as shown in order to function.

2.9.4 Initialization Command Word 4 (ICW4)

ICW4 is used to program Special Fully Nested Mode (SFNM) and Automatic End Of Interrupt (AEOI) (see Figure 14).

| | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | 1 | | (| 0 | |
|---|---|----|---|---|---|---|---|---|--------|---|---|-----|------|------------|---|--|
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| | _ | Ι. | | | | | _ | | L TRIG | | | . 1 | CADE | IC' NEE | | |
| | 0 | | 0 | | 0 | | 1 | | 1 | | 0 | |) | | ı | |

Figure 11. ICW1

| 114 [2] | RRUPT VECTOF | IADLESIAKI | | | | | | |
|-----------|--------------|------------|----|----|---|------------------|----------------------------|--------------------------------------|
| 17 | Т6 | T5 | T4 | T3 | D2 | | D1 | |
| | | | | | D2 D | 1 D0 | LE ¹ MASTER | VEL SLAVE |
| | | | | | 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 1 0 0 1 1 1 0 0 1 | 1 0 1 0 | 0 1 2 3 4 5 | 8 9 10 11 12 13 14 |

Figure 12. ICW2

| | | | | | I | NTERRI | JPT LEV | EL HAS | SLAVE | E _. | | | | | |
|--------|--------|-----|--------------|-----|----|--------|---------|--------|--------------|----------------|-----|--------|-------|--------|----|
| YES | NO | YES | NO | YES | NO | YES | NO | YES | NO | YES | NO | YES | NO | YES | NO |
| 0 | | |) | (|) | (|) | 1 | 1 | , | ı | | 9 | (|) |
| Master | Device |) | | | | | | | | - | , | | | | |
| | - | - | . | _ | _ | - | _ | - | - | | | SLA | VE ID | | |
| | 1 | | 0 | | 0 | | 0 | |) | (|) | | 1 | | , |
| | | | | | | | | | | 0 | 0 | 0 | | 0 | |
| | | | | | | | | | | 0 | 0 | 0 1 | | 0 | |
| | | | | | | | | | | 0 | . 1 | 0 | | 2 | |
| | | | | | | | | | | 1 0 | 0 | 0 | | 3 4 | |
| | | | | | | | | | | i | ŏ | 1 | | 5 | |
| | | | | | | | | | | 1 | 1 | 0 | | 6 | |
| | | | | | | | | | | 1 | 1 | 1 | [| . 7 | |

Figure 13. ICW3 Formats

2.9.5 Operation Control Word 1 (OCW1)

OCW1 sets and clears the mask bits in the IMR (see Figure 15). M0-M7 represent the eight mask bits, where M0 controls IRQ0, etc. Programming a 1 indicates the interrupt is masked.

2.9.6 Operation Control Word 2 (OCW2)

Bits 5-7 (EOI, SL and R) of OCW2 control the EOI and Rotate modes and combinations of the two (see Figure 16), Bit 0-2 (L0-L2) of OCW2 determines which interrupt is affected when bit 6 is active.

2.9.7 Operation Control Word 3 (OCW3)

Bit 5 and 6 program Special Mask Mode (SMM). Set bit 5 (SMM) and 6 (ESMM) to 1 to program SMM (see Figure 17); SMM = 0 resets the controller to normal mask mode. Polled Mode is enabled when bit 2 is set to 1. Set bit 1 (RR) and bit 0 (RIS) to 0 to read the status of the ISR on SD0-SD7 at address 020H or 0A0H. Set bit

1 to 1 and bit 0 to 0 to read the status of the IRR on SD0-SD7 at address 020H or 0A0H.

3.0 TIMERS AND CLOCK GENERATION

FE5000 contains four counter/timers designated Timer 0-3 (see Figure 18). Timer 1 generates Refresh requests and is not programmable. The time generated is based on the 1.19 MHz clock and is divided by 18.

Timer 1 also generates the clocks to the 80287 and 8742 devices. If a MHZ30 clock input is connected to a 30.0 MHz clock, the output clock is 10 MHz, otherwise, this pin may be connected to the MHZ28 pin and the output will be 9.54 MHz. In either case, the clock output is a 33% duty cycle clock to meet the specifications of the 80287.

The MHZ30 clock input is optional to allow for lower cost implementations. If it is not used this input should be connected to the MHZ28 input.

| | 7 | • | 3 | | 5 | 4 | 1 | 3 | 3 | : | 2 | 1 | | 0 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

| _ | - | _ | NEST | FULLY MODE | _ | _ | AU | TO OI | _ |
|---|---|---|------|---------------|---|---|------|----------|---|
| 0 | 0 | 0 | YES | NO | a | 0 | AUTO | NODI | 1 |

Figure 14. ICW4

= Nonprogrammable

| M7/ | S15 | M6/ | S14 | M5/ | S13 | M4/ | S12 | M3/ | S11 | M2/ | S10 | M1. | /S9 | Mo | S8 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----------|
| YES | NO | YES | NO | YES | NO | YES | МО | YES | NO | YES | NO | YES | NO | YES | NO |

Figure 15. OCW1 (Mask Reg)

Mn = Master Mask Bit Sn = Slave Mask Bit





Figure 16. OCW2






Figure 17. OCW3




Figure 18. System Timer Functional Block Diagram

3.1 TIMERS 0, 2 AND 3

WESTERN DIGITAL CORP

Timers 0 and 2 are 16 bit programmable binary or BCD down counters. Timer 3 is an 8 bit presettable binary down counter. These counter/timers are fully independent and can be programmed, except as noted, to operate in the modes shown in Table 5. Address 0040H, 0042H, and 0044H are the data ports for Timer 0, 2, and 3 respectively.

| MODE | DESCRIPTION |
|------|--|
| 0 | Interrupt on Terminal Count |
| 1 | Hardware Retriggerable One Shot (Timer 2 only) |
| 2 | Rate Generator |
| 3 | Square Wave |
| 4 | Software Retriggerable Strobe |
| 5 | Hardware Retriggerable Strobe (Timer 2 only) |

Table 4. Counter Operating Modes

Each counter/timer contains a Control Word Register, a Status Register, a 16-bit Counting Element (CE), a pair of 8-bit input latches called Count Registers (CRM and CRL), and a pair of output latches (OLM and OLL) (see Figure 19). Each counter also has a clock input (CLK) for loading and decrementing the CE, a GATE input for controlling the counter, and an OUT signal. Only GATE2, OUT2, and OUT3 are externally accessible to the timers.

The contents of the Control Word Register determines how the counter operates. The Control Word Register for Timers 0 and 2 are at address 0043H. The Control Word Register for Timer 3 is at address 0047H, Table 6 summarizes the counter/timer address map. The Status Register, when latched, contains the current contents of the Control Word Register, and status of the counter. The CE is a 16-bit presettable synchronous down counter.

| ADDRESS | FUNCTION |
|---------|--|
| 040H | Timer 0 Read/Write |
| 042H | Timer 2 Read/Write |
| 044H | Timer 3 Read/Write |
| 043H | Control Word Reg. (Timer 0 & 2) Write Only |
| 047H | Control Word Reg. (Timer 3) Write Only |

Table 5. Counter/Timer Address Map




Figure 19. Internal Block Diagram of a Counter

Advance Information

When a new count is written to the counter, the count is stored in the CRs and later transferred to the CE. The CRs are loaded from the internal bus one at a time by the Control Logic. Both bytes are transferred to the CE simultaneously. The CE is loaded or decremented on the falling edge of the timer clock (CLK). The OLs are enabled one at a time by the Control Logic to drive the internal bus.

3.2 PROGRAMMING

At power-up the counter mode, count value, and output of all counters and registers is undefined. Each counter must be programmed before it can be used.

Counters are programmed by writing a Control Word to the Control Word Register followed by an initial count. The Control Word indicates the counter being programmed and the format of the initial count (e.g., most significant only). Figure 20 shows the format for the Control Word for Timers 0 and 2 at address 0043H, and Timer 3 at address 0047H.

3.2.1 Write Operations

When writing to each counter, the Control Word must be written before the initial count is written and the initial count must follow the format specified in the Control Word. As long as the conventions in the Control Word formats are followed, no particular programming sequence is required.

A new initial count may be written to a counter at any time without affecting the programmed Mode of the counter provided the programmed format is followed. Counting is affected as described in the Mode definitions.

- Caution -

When programmed to write two-byte counts, do not transfer control to another routine that writes into the same counter between writing the first and second byte. Otherwise the counter is loaded with an incorrect count.

| 7 | • | 3 | | 5 | 4 | } | | 3 | | 2 | • | 1 | C |) |
|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

| SI | ELECT C | OUNTER | REA | D/WRIT | E MODE | Ξ | F | ROGR | AM M | ODE | | | | UNT ODE |
|------------------|----------------------|--|-----------------|---------|------------------|--|--|--------------|----------------------------|----------------------------|---|-----|----------------------------|------------|
| SC | 21 | SC0 | RW1 | | RW |) | M2 | | M1 | | MO | | BCD | BNRY |
| | | | | | | • | | | _ | | • | | | |
| SC1 | SC0 | SELECT COUN | ITER | RW1 | RW0 | REA | OWRITE MODE | Ē | M2 | M1 | МО | PRO | OGRAN | MODE |
| 0 0 1 1 | 0 1 0 1 | Select Counter Reserved Select Counter Read-back Cor (see Read Ope | 2 nmand | 0 0 1 1 | 0 1 0 1 | (see Read least Read most Read signi | ter Latch Comn Read Operation /Write significant byte /Write significant byte /Write least ficant byte first, most significant | only only | 0 0 X X 1 1 | 0 0 1 1 0 0 | 0 1 0 1 0 | | 0 1 2 3 4 5 | |
| S | ELECT | OUNTER | S | ETUP N | MODE | | | | RE | SER\ | /ED | | | |
| S | C1 | SC0 | RW [.] | 1 | RW | 0 | | | | 0 | | | | |
| | | | | | | | | | | | | | | |
| SC1 | SC0 | SELECT COU | NTER | | RW1 | RW0 | SETUP MODE | = | | | | | | |
| 0 0 1 1 | 0 0 Select Counter 3 | | | | 0 0 1 1 | 0 1 0 | Counter 0 Late Read/Write least significar Reserved Reserved | | | | | | · | |
| (Regis | ster 004 | 7H W/O) | | | · · · | | | | | | | | | |
| | | ual Wand Pann | | | | | | | | | 200000000000000000000000000000000000000 | | | |

Figure 20. Control Word Formats

3.2.2 Read Operations

The counters can be read in three ways: a read operation, the Counter Latch Command, and the Read-Back Command. A simple read operation to a counter requires that the CLK input of the selected counter be inhibited by using the GATE input. Otherwise a false reading can result since the counter may be changing during the read.

Caution -

When programmed to read two-byte counts, do not transfer control to another routine that reads from the same counter between reading the first and second byte. Otherwise an incorrect count is read.

Counter Latch Command—When a Counter Latch Command is issued in a Control Word (see Figure 20), the output latches (OLs) of the selected counter latch the current count of the CE. The count remains latched until read by the CPU (or until the counter is reprogrammed). A subsequent Counter Latch Command for the same counter is ignored if issued before the latches are read. A Counter Latch Command may be issued to more than one counter and they do not affect the programmed Mode of the counter.

Read-Back Command-When a Read-Back Command is issued in a Control Word (see Figure 21), the count, programmed Mode, and current states of the OUT pin and Null Count flag of the selected counter(s) can be checked. The Read-Back Command can be used to latch multiple counter output latches (OLs) by setting D5 = 0and selecting the desired counter(s). This command is equivalent to several Counter Latch Commands; one for each counter latched. Similar to the Counter Latch Command, counts are held until read by the CPU or the counter is reprogrammed.

| | 7 | | 6 | | 5 | - | \$ | | 3 | | 2 | - | i | | |
|---|---|---|---|---|---|---|----|---|---|---|---|---|---|---|---|
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

| _ | _ | STATU | JS/COU | NTERS | ELECT | co | UNTER SELECT | red | |
|---|---|-------|--------|-------|-------|-----------|--------------|-----------|---|
| 1 | 1 | 1 | CNT | ı | STS | COUNTER 2 | COUNTER 1 | COUNTER 0 | 0 |

Figure 21. Read-Back Command

| OUTPUT | co | UNT | F | EAD/WR | RITE MODE | | PRO | GRAM | MODE | = | | UNT ODE |
|-----------------|----------|------------------|--------------|----------------|---|-------|----------|------|-------|----------|--------|------------|
| STATE | NULL | AVAIL | F | RW1 | RW0 | M2 | | M1 | | Mo | BCD | BNRY |
| Counter 0, 2 S | tatus By | te | , | | | | | | | | _ | |
| | | RW1 | RW0 | READ/ | VRITE MODE | | M2 | M1 | MO | PROGRAI | M MODE | |
| | | 0 | 0 | | Latch Command Read Operations | | 0 | 0 | 0 | 0 |) | |
| | l | 0 | 1 | | rite least significa | | × | 1 | ò | 2 | , | |
| | 1 | 1 | o l | | rite most significa | | Ϊ́х | i | 1 | ا | | |
| | j | 1 | 1 | | rite least significa | | 17 | Ö | ò | 1 4 | • | - 1 |
| | 1 | | | | | | | 0 | ā | 5 | | 1 |
| | Į | | | trien n | nost significant b | утө | <u> </u> | | 1 | | | لب |
| OUTPUT | | UNT | | | NOST SIGNIFICANT D | ую | <u> </u> | | RESER | 1 | | J |
| OUTPUT STATE | | UNT AVAIL | ļ | | | yte | <u> </u> | | RESEF | RVED | | |
| | NULL | AVAIL | ļ | READ/WR | RITE MODE | yte | | | | RVED | | |
| STATE | NULL | AVAIL | F | READ/WR | RITE MODE | | | | | RVED | | |
| STATE | NULL | AVAIL | F | READ/WR | RITE MODE | | | | | RVED | | |
| STATE | NULL | AVAIL e RW | /1 RV | READ/WR | RITE MODE RW0 AD/WRITE MODE | mmand | | | | RVED | | |
| STATE | NULL | AVAIL RW | /1 RV | READ/WR RW1 | RITE MODE RW0 AD/WRITE MODE | mmand | ly | | | RVED | | |
| STATE | NULL | AVAIL RW | /1 RV | READ/WR RW1 | RITE MODE RW0 AD/WRITE MODE nter 0 Latch Cond/Write least sign | mmand | ly | | | RVED | | |

Figure 22. Counter Status Bytes

| | | | COM | MAND | | | | DESCRIPTION | RESULT |
|------------|----|----|-----|------|----|----|----|---|---|
| D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | Read back count and status of Counter 0 | Count and status latched for Counter 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Read back status—Counter 1 | Status latched for Counter 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | Read back status of Counters 2, 1 | Status latched for Counter 2, but not Counter 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | Read back count—Counter 2 | Count latched for Counter 2 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Read back count and status of Counter 1 | Count latched for Counter 1, but not status |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Read back status of Counter 1 | Command ignored, status already latched for Counter 1 |

Figure 23. Read-Back Command Examples

Status information of the selected counter(s) can be latched by the Read-Back Command by setting status bit D4 = 0. The status is latched until read by the CPU with a read operation to the counter (or the counter is reprogrammed). Figure 22 shows the format for the counter status. Bits 0-5 indicate the programmed status of the counter as written into the Control Word Register.

D7 (Figure 22) allows monitoring of the counter output. The Null Count (NC) flag indicates the condition of the CE, NC=1 during a write operation to the Control Word Register or the counter, NC = 0 when a new count is loaded from the CRs to the CE. If the counter is programmed for two-byte counts, NC = 1 when the second byte is written.

Both count and status of the selected counter(s) may be latched simultaneously by setting D4 and D5 = 0. This command equivalent to two Read-Back Commands. If both count and status are latched with a Read-Back Command, the first read operation to the selected counter(s) returns the status. The next read (or two reads if the counter is programmed for two-byte counts) returns the latched count. Subsequent reads return unlatched counts.

3.3 COUNTER OPERATION

Each counter may be set in one of 5 modes by writing a Control Word. When a Control Word is written to a counter, all Control Logic is immediately reset and OUT goes to a known initial state; no CLK pulse is required.

New counts are loaded and counters are decremented on the falling edge of CLK. The maximum possible initial count is 0-equivalent to 65536 in binary operation or 10000 in BCD. The counter does not stop when it reaches 0. In Modes 0, 1, 4, and 5 it wraps around to the highest count (FFFF in binary operation or 9999 in BCD). In Modes 2 and 3, the counter is reloaded with the initial count and continues counting. Figure 24 shows minimum and Maximum initial counts for each mode.

The GATE input is level sensitive in Modes 0, 2, 3, and 4 and is sampled on the rising edge of CLK. In Modes 1,

2, 3, and 5 the GATE input is rising-edge sensitive-arising edge (trigger) sets an internal flip-flop whose output is sampled on the next rising edge of CLK. The flip-flop resets immediately after it is sampled. Note that in Modes 2 and 3, the GATE input is both edge and level-sensitive.

| MODE | MIN COUNT | MAX COUNT |
|-----------------------------|---|----------------------|
| 0 | 1 | 0 |
| 1 | 1 | 0 |
| 2 | 2 | 0 |
| 3 | 2 | 0 |
| 4 | 1 | 0 |
| 5 | 1 | 0 |
| Note: 0 is e counting ar | equivalent to 2 ¹⁶ nd 10 ⁴ for BCD | for binary counting. |

Figure 24. Minimum and Maximum Initial Counts

3.3.1 Mode 0—Interrupt on Terminal Count

Mode 0 is typically used for event counting. Writing the Control Word causes OUT to go low and remain low until the counter reaches 0. At this time OUT goes high and remains high. The counter continues to run until a new count or Control Word is written. Counting is enabled when GATE = 1. Disabling the count (GATE = 0) has no effect on OUT.

The initial count is loaded into the CE on the next CLK pulse after the Control Word and initial count are written. For an initial count of N, OUT goes high N+1 CLK pulses later. Writing a new count reloads the counter (CE) on the next CLK pulse and counting continues from the new count.

When writing a two-byte count, the first byte disables counting and OUT is set low. After writing the second byte, the new count is loaded on the next CLK pulse. This allows the counting sequence to be synchronized by software.

If an initial count is written when GATE = 0, it is still loaded on the next CLK pulse. When GATE = 1, counting begins and OUT goes high N CLK pulses later. Figure 25 shows examples of Mode 0 operation.




Figure 25. Mode 0 Examples

3.3.2 Mode 1—Hardware Retriggerable One-Shot

Writing the Control Word causes OUT to go high. A trigger (i.e., GATE = 1) causes OUT to go low on the next CLK pulse and remain low until the counter reaches 0; this creates the one-shot pulse. At this time OUT goes high and remains high until the next trigger. An initial count of N results in a one-shot pulse N CLK cycles long.

Since the one-shot is retriggerable, if another trigger occurs during a one-shot pulse, OUT remains low to extend the pulse for N CLK cycles. Writing a new count during a one-shot pulse has no effect unless the counter is retriggered in which case the pulse extends from the new count. GATE has no effect on OUT. Figure 26 shows examples of Mode 1 operation. Mode 1 is valid for counter 2 only.

3.3.3 Mode 2-Rate Generator

Mode 2 functions as a divide-by-N counter. It is typically used to generate a real-time clock interrupt. Writing the Control Word causes OUT to go high. When the initial count reaches 1, OUT goes low for one CLK




Figure 26. Mode 1 Examples




Figure 27. Mode 2 Examples

pulse. When OUT goes high, the counter reloads the initial count and the process is repeated. For an initial count of N, the sequence repeats every N CLK cycles. Note that a count of 1 is illegal in Mode 2.

Counting is enabled when GATE = 1. GATE = 0 disables counting and forces OUT high. A trigger reloads the counter with the initial count on the next CLK pulse. Using the GATE input allows synchronization with external events.

Writing a new count during a counting sequence has no effect unless the counter is triggered. If triggered, the count is extended by the new count on the next CLK pulse. Otherwise, the new count is loaded at the end of the current counting cycle. Figure 27 shows examples of Mode 2 operation.

3.3.4 Mode 3—Square Wave Generator

Mode 3 is typically used for Baud rate generation. This mode is identical to Mode 2 except for the duty cycle of OUT. Writing the Control Word causes OUT to go high and remain high for the first half of the count. Then OUT goes low and remains low for the remainder of the count. The cycle is repeated thus creating a square wave with a period of N CLK cycles when the initial count is N.

If the counter is loaded with an even count, the duty cycle of OUT is 50% (i.e., high = low = N/2). For odd count values, OUT is high for one CLK cycle longer than it is low (i.e., high = (N+1)/2 and low = (N-1)/2). Figure 28 shows examples of Mode 3 operation.




Figure 28. Mode 3 Examples

3.3.5 Mode 4—Software Triggered Strobe

Writing the Control Word causes OUT to go high. When the initial count expires, OUT goes low for one CLK cycle. The sequence is started by writing the initial count. Counting is enabled when GATE = 1. Disabling the count (GATE = 0) has no effect on OUT.

The initial count is loaded on the next CLK pulse after the Control Word and initial count are written. For an initial count of N, OUT goes low for one CLK cycle N+1 CLK cycles later.

If a new count is written during a counting sequence, it is loaded into the CE on the next CLK pulse and counting continues from the new count. When writing a two-byte count, the first byte has no effect on counting. After writing the second byte, the new count is loaded on the next CLK pulse. This allows the counting sequence to be retriggered by software. Figure 29 shows examples of Mode 4 operation.




Figure 29. Mode 4 Examples

3.3.6 Mode 5—Hardware Triggered Strobe

Writing the Control Word causes OUT to go high. Counting is started by a trigger (i.e., rising edge of GATE) which loads the CE on the next CLK pulse. When the initial count N expires, N CLK cycles later, OUT goes low for one CLK cycle. GATE = 0 disables the counting.

57E D

T-52-33-15

Writing a new count during a counting sequence has no effect unless the counter is triggered. If triggered, the count is extended by the new count on the next CLK pulse. Otherwise, the new count is loaded at the end of the current counting cycle. Figure 30 shows examples of Mode 5 operation. Mode 5 is valid only for counter 2.

WESTERN DIGITAL CORP




Figure 30. Mode 5 Examples

3.4 WATCHDOG TIMER OPERATION

The watchdog timer is setup by writing the Control Word for Timer 3 to location 0047H and the count value to location 0044H. Timer 3 is enabled to count on the first CLK pulse after the count is loaded to the CE. The CLK pulse for the watchdog timer is the output of Timer 0 which occurs every 55.05 ms.

The watchdog timer (Timer 3) can be enabled to monitor the IRQ0 service routine. When Timer 3 is loaded with a count of 1 and IRQ0 (latched) is pending for more than one CLK cycle, Timer 3 decrements to 0 generating a watchdog timeout and NMI. Write access to Timer 0 and 3 is disallowed when a watchdog timeout occurs. The watchdog timer implementation assumes that the NMI vector in low memory has not been corrupted. System recovery may be invoked by the NMI service routine.

The IRQ0 Latch is reset by:

- 1. System Reset or
- 2. IOW to 0061H D7 = 1 or
- 3. INTA (Interrupt Ack) with vector (D7:0) = 8

Timer 3 is disabled by resetting the IRQ0 Latch and then performing the steps described for watchdog setup above.

4.0 SYSTEM BOARD SETUP

The Programmable Option Select (POS) is implemented by IO registers 0091H, 0094H, 0096H, 0100H, 0101H, 0102H, and 0103H (see Figure 31). POS eliminates switches from the system board and Channel adapters by incorporating programmable registers. The programmed configuration data and adapter ID numbers are then stored in battery-backed CMOS RAM. This permits the Power-On Self-Test (POST) to automatically reconfigure the system whenever the system is powered on. POS registers 0100H and 0101H contain the system ID code. These registers are read-only but can be written one time to store the appropriate ID. The ID codes for the the model 50 and 60 are shown in Table 6.

| MODEL | 0101H | 0100H |
|-------|-------|-------|
| 50 | FB | FF |
| 60 | F7 | FF |

Table 6. System ID Codes

Figure 32 indicates the bit definitions for POS registers 0102H and 0103H. Bit 0 of register 0102H allows bits 1, 2, and 4 to enable and disable their respective devices. In Compatible Mode (bit 7 = 1), the parallel port is compatible with the PC/AT* printer port. In Extended Mode, it operates in bidirectional mode compatible with the Models 50 and 60. This port is configured by POS register 0102H, bits 4-7.

The configuration of on-board serial ports is controlled by either the POS register 0102H or the Peripheral Control Register (PCR). The PCR is part of the Extended Setup Facility (ESF). The physical ports are identified as SP1 and SP2. There are two logical ports identified as the primary serial port at locations 03F8-03FFH (IRQ4) and the alternate serial port at locations 02F8-02FFH (IRQ3). SP1 is configured by POS register 0102H, bits 2 and 3. Note that bits 2 and 3 are overridden in Extended Mode (see EXTENDED SETUP FACILITY, Section 9.0).

Figure 33 indicates the bit definitions for POS registers 0091H, 0094H, and 0096H. POS register 0091H (read only) is used to determine if the PVGA, the system board, or a Channel adapter is present in the systems board peripherals. The Card Selected Feedback (CDSFDBK) signal is set to 0 when the address space of the adapter is accessed. Bit 0 of 0091H is set to 1 whenever CDSFDBK is asserted or when the system board IO functions are accessed by an IO cycle.




Figure 31. System Board Setup Functional Block Diagram




Figure 32. POS Register Formats (0102H and 0103H)

= Nonprogrammable or Default

Į.

The Paradise® Video Graphics Array (PVGA1), system board peripherals and Channel adapters are configured or enabled by specific bit settings in registers 0094H and 0096H, Bits 5 and 7 of register 0094H configures PVGA Setup Mode and System Board Setup Mode, respectively. Bit 3 of register 0096H enables Adapter Setup Mode.

- Caution -

Only one category of device can be in Setup Mode at a time. If more than one is in Setup Mode, bus conflicts occur.

5.0 SYSTEM CONTROL REGISTERS

The FE5000 has two Model 50/60 compatible System Control Registers at 0061H (Control Port B) and 0092H (Control Port A). These ports are defined in Figures 34 and 35.

See EXTENDED SETUP FACILITY, Section 9.0, for other control registers.

6.0 COPROCESSOR INTERFACE

The Coprocessor support function provides error and control signals between the CPU and coprocessor, if any.

An error signal from the coprocessor (ERROR287) generates an interrupt (IRQ13) in the FE5000 that causes the busy signal to the coprocessor (BUSY286) to be held in the busy state. The interrupt and busy are cleared by writing 00H to the Coprocessor Clear Busy register (00F0H).

A power-on reset, system reset, or an IO write operation to register 00F1H with data = 00H sets the coprocessor in Real-Address Mode. The coprocessor is placed in the Protected Mode by executing the SETPM ESC instruction.

7.0 EXTERNAL DEVICE ENABLE

The FE5000 enables the following external devices:

- Keyboard/Auxiliary Controller (8742)
- Floppy Disk Controller
- Parallel Port
- Serial Ports
- PVGA
- Real Time Clock/CMOS RAM
- Coprocessor
- Port A/B decodes (programmable decodes)

| 7 | 6 | | 5 | 5 | 4 | | 3 | | | 2 | | 1 | O |) |
|------------------------|--------------|---------------|--------------|---------------|--------------|---------------|-------------|---------------------------------------|-------|----------|-------------------|--------------|------------|----|
| 1 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| | | | | | RESEI | RVED | | | | <u> </u> | | | CARD | |
| | | | | | | - | | | | | | | YES | NC |
| 091h Read C | nly | | | | | | | | | | - | | | |
| SYS BOARD | RESER | VED | VGA EN | VABLE | | | | · · · · · · · · · · · · · · · · · · · | RESE | RVED | | | | |
| ENA SETUI VML) MODE | | _ | ENA (NML) | SETUP MODE | | | _ | | | _ | | _ | | |
| 094H Read/ | 100000000000 | | | <u> </u> | | | | | | | <u> </u> | | 1000000000 | |
| RESET CHANNEL | | | RESE | RVED | | | ADAP SET | | | | | ARD ECT | ·, | |
| RSET | READ AS 1 | WRITE AS 0 | READ AS 1 | WRITE AS 0 | READ AS 1 | WRITE AS 0 | ENA | DIS | | _ | | _ | _ | |
| 0096H Read/ | Write | | | | | | · | | | | | | .l | _ |
| | | | | | | | | | 2 | | | ard Sele | ect Slot | ĺ. |
| | | | | | | | | | 0 | 0 (0 |) 0 | | | |
| | | | | | | | | | ő | - | | | | |
| | | | | | | | | | 0 | 1 | 1 3 | | | ŀ |
| | | | | | | | | | 1 . | _ | | | | |
| | | | | | | | | | 1 | - |) 4 | | | |
| | | | | | | | | | 1 1 1 | 0 | 0 4 1 5 0 6 | i | | |

Figure 33. POS Register Formats (0091H,0094H, and 0096H)

= Default

In general, IOR or IOW to the address ranges shown in the I/O map (see Table 1, System Level IO Map) activates the various chip select lines. The FE5000 control interface is shared by the Channel. The System Board Setup Functional Block Diagram (Figure 31) indicates the selection of the floppy disk controller (FDCCS), the parallel port controller (PPCS), and serial ports 1 (SERCS1) and 2 (SERCS2) by enabling the appropriate POS registers.

The keyboard/auxiliary controller is selected (CS8742) when the keyboard data port is accessed at location 0060H, or when a read or write to the keyboard command/status port is executed at location 0064H. The coprocessor is selected (NPSI) when the coprocessor ports are addressed at locations 00F8-00FFH, CSA and CSB are configurable select lines controlled by Ports A and B (see EXTENDED SETUP FACILITY, Section 9.0, for a description of other control registers).

8.0 PERIPHERAL BUS CONTROL

The Peripheral Bus Control generates control signals that interface the peripheral devices, that are enabled by the

External Device Enable function, to the CPU complex. CHSO, CHSI and M/IO encode the Microchannel bus cycle type information as shown in Table 7.

| M/IO | S1 | SO | BUS CYCLE TYPE |
|------|----|----|-----------------------------|
| 0 | 0 | 0 | Interrupt Acknowledge |
| 0 | 0 | 1 | IO Read |
| 0 | 1 | 0 | IO Write |
| 0 | 1 | 1 | No Cycle |
| 1 | 0 | 0 | System CPU Halt or Shutdown |
| 1. | 0 | 1 | Memory Read |
| 1 | 1 | 0 | Memory Write |
| 1 | 1 | 1 | No Cycle |

Table 7. Channel Command Encoding

9.0 EXTENDED CMOS RAM INTERFACE AND EXTENDED SETUP FACILITY

Externally available signals related to the Extended CMOS RAM (ECR) and the Extended Setup Facility (ESF) are provided by the FE5000. However, implemen-

| | 7 | (| 6 | | 5 | | 4 | 3 | 3 | 2 | 2 | | ı | C | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

| PARITY CHECK | | | TIMER 2 STATE | REFRESH TOGGLE | CHE | | PAF CHE | | SPKR DATA | | | ER 2 TE |
|------------------------|--------------|--|------------------|-------------------|-------------|-----|------------|-----|--------------|-----|-----|------------|
| ERR OK | | | | | DIS | ENA | DIS | ENA | DIS | ENA | DIS | EN/ |
| Read | <u> </u> | | | | | | <u> </u> | | L | | | |
| Read RESET IRQ 0 | | | RESERVED | | CH. | | PAF CHI | | | KR | | ER 2 |

Figure 34. System Control Register Formats (0061H)

= Default

| SYSTEM STATUS (SYSSTA) | | | | | | WORD LOCK | RESERVED | ALTERNATE D A20 | | ALTERNAT HOT RST | | |
|------------------------|------------|----------------|------|--------|--|--------------|----------|--------------------|-------------------------|---------------------|----------|-------|
| | · <u>-</u> | | _ | YES NO | | YES NO | | | YES | NO | RST | NO |
| 7 | 6 | System Sta | atus | - | | | | | GATE A20 e: Read/ | 20 = 0 Write in | FE5000 |). |
| 0 | 0 | | | | | | | Fun | ction imp | plemente | ed in FE | 5010. |
| 0 1 1 | 0 | On On On | | | | | | | - | | | |
| 1 | 1 | On | | | | | | | | | | |

Figure 35. System Control Register Formats (0092H Read/Write)

= Default

tation of the ECR and ESF is shared between the FE5000 and the FE5010. Figure 36 is a block diagram of ECR and ESF indicating how functions are divided between the FE5000 and the FE5010.

9.1 EXTENDED CMOS RAM (ECR) INTERFACE

The ECR supports Real Time Clock (RTC) access, and additional storage for POS and the Extended Setup

Facility (ESF) parameters needed for large systems. The RTC function is accessed through IO ports 0070H and 0071H. Port 0070H is used to point to the internal register or RAM location (see Figure 37). Port 0071H is the read/write data port. See the IBM Technical Reference for the CMOS RAM byte definition.

The ECR interface allows an additional 8K bytes for storage of POS and/or additional system parameters. This function is accessed through ports 0074H, 0075H,




Figure 36. ECR and ESF Block Diagram

and 0076H when the RTC CMOS address port (0070H) is set to 8DH. Ports 0074H (EAR0) and 0075H (EAR1) are used to set the desired RAM address. The ECR ad-

dress bus, CMOSA(12:0), consists of EAR0, the LSB of the ECR address, and bits 0-4 of EAR1, the MSB of the ECR address. Port 0076H is the data port.




Figure 37. RTC/CMOS Address Port Register (0070H)

= Default




Figure 38. Extended Setup Facility Overview

9.2 EXTENDED SETUP FACILITY (ESF)

The ESF function consists of the ESF Pointer Register (EPR) and associated decode logic that generates the ESF Data Register Enable (EDRENA) output from the FE5010 to the FE5000. ESF is designed to extend the configuration architecture established with the POS features. See Figure 38 for an overview of the ESF function. ESF supports:

- Memory Map Control Registers
- Additional physical serial port (SP2)
- Programmable Port Enables A and B
- EMS control registers
- External DRAM control configuration
- System board LAN configuration
- Customer specified enhancements that could include: System Identification System Version

9.2.1 ESF Access

ESF is based on an "alternate IO space" concept similar to how IBM has implemented their Extended CMOS RAM feature. ESF space (128 locations expandable to 32K) is accessed through a single "real IO space" window called the ESF Data Register (EDR). ESF space may be implemented as either word or byte-wide at the discretion of the designer.

The EDR is pointed to by the software configurable (write only) ESF Pointer Register (EPR) located in the FE5010. The EPR is loaded by writing to memory location FFFFDH or FFFFDH (normally a PROM). The power-on default location for the EDR is located at IO address 0700H.

The following procedure is recommended for modifying the EPR:

- 1. Set the value 8DH in port 0070H to disable NMI.
- 2. Read the System Control Port B at 0061H and test for a change in the state of bit 4 (Refresh Toggle) to synchronize to the refresh circuitry
- 3. Read EAR0 at 0074H (normally write only) to unlock the EPR.
- 4. Write the new value into the EPR (FFFFDH). This locks the EPR again.
- 5. Enable NMI if required.

Note that the EPR is locked when written or on the next refresh cycle, whichever occurs first.

The value in the EPR becomes the new 8-bit address of

the EDR. The EDR can reside at any of 256 locations in the 64K IO space of the CPU from 0400H to FF00H.

To address the ESF IO space:

- 1. Write the value 8DH to port 0070H to disable NMI.
- 2. Write the address value to EAR0 at 0074H (and EAR1 if expanded ESF is being used).
- 3. Issue an IO Read or Write command to EDR Address.

The selected ESF register is determined by decoding the EARO (and EAR1) address value.

9.2.2 ESF Address Maps

The lower 64 bytes (EAR0 = 00H–3FH) are reserved for Faraday functions and features. The top 64 bytes (EARO

| ESF ADDRESS | DEFINITION |
|-------------|-----------------------------------|
| 00H-0FH | System Reserved |
| 10H-1FH | System board core functions |
| 20H-3FH | System board peripheral functions |
| 40H-7FH | Customer Specified |
| 0080H-FFFFH | Expansion (EAR0 bit 7 must be 1) |

Table 8. ESF General Usage Map

| ESF ADDRESS | DEFINITION |
|-------------|---|
| ESF:10 | Reserved |
| ESF:11 | Reserved |
| ESF:16 | Ram Control (FE5030) |
| ESF:17 | Bank 0 Boundary (FE5030) |
| ESF:18 | Bank 1 Boundary (FE5030) |
| ESF:19 | Bank 2 Boundary (FE5030) |
| ESF:1A | Bank 3 Boundary (FE5030) |
| ESF:1B | Split Memory Address (FE5030) |
| ESF:1C | SRBR (FE5030) |
| ESF:1D | Timing Control (FE5030) |
| ESF:1E | EMS Control (FE5030) |
| ESF:1F | Cache Control (FE5030) |
| ESF:20 | Peripheral Configuration Register (PCR) |
| ESF:21,24 | Port A, B Control Registers |
| ESF:22,25 | Port A, B Address Register (LSB) |
| ESF:23,26 | Port A, B Address Register (MSB) |
| ESF:80-FF | EMS Page Registers (FE5030) |

Table 9. ESF System Address Map

=40H-7FH) are for customer use (see Table 8). All functions using ESF must include bit 7 in the decode. Bit 7 of EARO must be 0 when addressing only 128 ESF registers. To expand the ESF to 32,768 locations, set EARO bit 7 to 1 and write the second ESF address byte to EAR1.

The ESF address map in a system environment is shown in Table 9. It includes the FE5030 usage, ESF:20-ESF:26 reside in the FE5000; ESF:10 and ESF:11 reside in the FE5010 and are reserved.

9.2.3 Peripheral Configuration Register (PCR)

The PCR is assigned to ESF location 20H. It allows the additional serial port (SP2) to be configured. When PCR bit 0 = 1 (Extended Mode enabled), bits 2 and 3 in the System Board Setup register (0102H) are overridden. Figure 39 shows the PCR format.

9.2.4 Port A/B Decodes

Ports A and B are identical device enable ports configurable by software. The 16-bit starting IO address, port depth (up to 128 bytes), programmable wait state logic, and enable/disable control are provided by Ports A and B. The starting address must be on an even binary multiple of the port depth. Figure 40 shows the ESF format for Port A and B Control Registers.

10.0 NMI CONTROL

The NMI Control logic generates an NMI signal when any of the following events occur:

- 1. Channel CHCK line asserted (Bit 3 = 0 of Control Port B at 0061H).
- 2. DRAM parity error (Bit 2 = 0 of Control Port B).
- 3. Watchdog Time-out (Enabled by programming the Timer).

| | 7 | 7 | (| 3 | | 5 | 4 | \$ | | 3 | | 2 | | 1 | . (|) |
|---|---|---|---|---|---|---|---|----|---|---|---|---|---|-----|-----|---|
| 1 | (| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | . 0 | 1 | 0 |

| TIMER | RESERVED | | | SP1 SF | | P1 | | P2 | MODE | |
|-----------|----------|---|--|--------|-----|-----|-----|-----|------|-----|
| TEST NORM | _ | 1 | | ALT | ENA | DIS | ENA | DIS | EXTD | IBM |

Figure 39. Peripheral Configuration Register Format (ESF:20 Read/Write)

= Default

| PORT | į | (| COMMA | ND WIDTH S | ELEC | T | RESERVED | | 1/0 | SPAC | E DEPTH | |
|-------|---|---|-------|------------|------|-----|----------|-------------|-----|------|---------|-----|
| ENA D | IS | 2 | | 1 | | 0 | | 2 | | 1 | | 0 |
| | | | | | | | | \ | | | | |
| | 6 | 5 | 4 | Width (| (NS) | [1] | | 2 | 1 | 0 | Bytes | |
| | 0 | 0 | 0 | 70 | | | } | 0 | 0 | 0 | 2 | |
| | 0 | 0 | 1 | 140 | | | 1 | 0 | 0 | 1] | 4 | . 1 |
| | 0 | 1 | 0 | 280 | | | | 0 | 1 | 0 | 8 | |
| | 0 | 1 | 1 | 420 | | | · · | 0 | 1 | 1 | 16 | |
| | 1 | 0 | 0 | 560 | | | | 1 | 0 - | 0 | 32 | |
| | 1 | 0 | 1 | 700 | | | 1 | 1 | 0 | 1 | 64 | |
| | 1 | 1 | 0 | 840 | | | | 1 | 1 | 0 | 128 | |
| - | 1 | 1 | 1 | 980 | | | | 1 | 1 | 1 | Reserve | d |
| | [1] Any IO device may extend the times given by driving CDCHRDY | | | | | | | | | | | |

Figure 40. Port A or B Control Register (ESF:21, ESF:24 Read/Write—typical)

= Default

11.0 TECHNICAL SPECIFICATIONS

WESTERN DIGITAL CORP

11.1 ABSOLUTE MAXIMUM RATINGS

These are absolute maximum stress ratings for the device. Permanent device damage can result from exposing the device to conditions exceeding these ratings.

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|---------------------|-----------|---------|----------------------|-------|
| Supply Voltage | (VDD-Vss) | 0 | 7 | V |
| Input Voltage | VIABS | Vss-0.3 | V _{DD} +0.3 | V |
| Bias on output pin | VOABS | Vss-0.3 | V _{DD} +0.3 | V |
| Storage Temperature | Ts | -40 | 125 | °C |

11.2 NORMAL OPERATING CONDITIONS

Exposure of the device to conditions exceeding the normal operating conditions for extended periods of time can affect the long term reliability of the device. (Vss = 0 V)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----------------------|-----------------|------|----------------------|-------|
| Power Supply Voltage | V _{DD} | 4.5 | 5.5 | V |
| Ambient Temperature | TA | 0 | 70 | °C |
| Input Voltage | VIN | -0.3 | V _{DD} +0.3 | ٧ |
| Power Dissipation | Pw | | TBD | mW |
| Supply Current | lpp | | TBD | mA |

11.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|---|-----------------|----------|----------|-------|
| *Input capacitance @ fc= 1 MHz | Cı | _ | 10 | pF |
| *I/O Capacitance | Сю | | 15 | pF |
| Logic high input voltage | VIH | 2.0 | _ | V |
| Logic low input voltage | V _{IL} | | 0.8 | ٧ |
| *Input leakage | lir. | | ±10 | uA |
| *Tri-state output leakage | lor | | ±30 | uA |
| *I/O Pin Leakage | lioL | <u></u> | ±40 | υA |
| | OUTPUTS MHZ14 a | nd CHCK | | |
| *Source current @ VoH= 2.4 V | Іон | 4 | — | mA |
| *Sink current @ Vol.= 0.4 V | loL | 24 | - | · mA |
| | OUTPUTS CDSET | UP [7:0] | | |
| Source current @ VoH= 2.4 V | ЮН | 1 | _ | mA |
| Sink current @ VoL= 0.4 V | loL | 6 | _ | mA |
| | ALL OTHER OU | TPUTS | | · |
| *Source current @ V _{OH} = 2.4 V | Іон | 1 | _ | mA |
| *Sink current @ VoL= 0.4 V | loL | 4 | _ | mA |

Pins INT1EN and INT2EN have internal pulldowns of 10 K ohms nominal value. Measurements of input capacitance and input leakage values on these pins will be affected by these resistances.

CHCK is an open drain output. An external pullup is required. Only the sink current value applies.

NMI is an open source output. An external pulldown is required. Only the source current value applies.

Advance Information

31

12.0 TIMING

| PARAM | DESCRIPTION | MIN | MAX | NOTE |
|-------|---|-----|--------------|----------------|
| T1 | CHS(1:0) setup to ADL on | 12 | | |
| T2 | ADL pulse width | 40 | <u> </u> | _ |
| T3 | CMD active from ADL on | 40 | | |
| T4 | CHS(1:0) hold from ADL off | 25 | | |
| T5 | CHS(1:0) hold from CMD on | 30 | | |
| T6 | SA(15:0) setup to ADL on | 20 | | |
| T7 | SA(15:0) setup to CMD on | 60 | | |
| T8 | SD(7:0) setup to CMD on | | -25 | 1 |
| Т9 | SA(15:0) hold from CMD off | 0 | | |
| T10 | SD(7:0) hold from CMD off | 0 | - | |
| T11 | CDSETEN setup to ADL on | 45 | | _ |
| T12 | CDSETEN hold from ADL off | 25 | | <u> </u> |
| T13 | CDSETEN hold from CMD on | 30 | | |
| T14 | PROMCSL/H setup to CMD on | 25 | _ | _ |
| T15 | PROMCSL/H hold from CMD off | 0 | | |
| T16 | MIO setup to ADL on | 45 | _ | - |
| T17 | MIO hold from ADL off | 25 | | - |
| T18 | MIO hold from CMD on | 30 | _ | |
| T19 | CDSFDBK setup to CMD on | 10 | - | |
| T20 | EDRENA setup to CMD on | 25 | | _ |
| T21 | EDRENA hold from CMD on | 0 | _ | _ - |
| T25 | IOR/W, MEMRD/WR delay from CMD on | 40 | _ | _ |
| T26 | MEMRD/WR pulse width | | | 2 |
| T26 | IOR/W, CS8742 | 160 | | - |
| T26 | IOR/W, FDCCS | 90 | | _ |
| T26 | IOR/W, SERCS1, SERCS2 | 125 | _ | _ : |
| T26 | IOR/W, PPCS | 125 | _ | _ |
| T26 | IOR/W, NPS1 | 90 | | _ |
| T26 | IOR/W, CSA, CSB | 70 | 980 | _ |
| T27 | IOR/W, MEMRD/WR off to CMD off | 60 | | _ |
| T28 | SDDTR on from ADL on | 0 | 40 | _ |
| T29 | SDDTR setup to SDEN on | 5 | | - |
| T30 | SDDTR hold from SDEN on | 5 | _ | |
| T31 | SDEN on from CMD on | 5 | | |
| T32 | SDEN hold from CMD off | 5 | | _ |
| T33 | SDCBA on from CMD on | 40 | _ | |
| T34 | SDCBA off to IOW/R, MEMRD/WR off | 5 | _ | _ |
| T35 | CHS(1:0) on to IORDY off | _ | 20 | |
| T36 | IORDY on to CMD off | 60 | - | |
| T37 | SD(7:0) read access from IOR on | 25 | | <u> </u> |
| T38 | SD(7:0) read hold from IOR off | 5 | _ | |
| T39 | CS (ext dev) setup to IOR/R, MEMRD/WR on | 70 | _ | |
| T40 | CS (ext dev) hold from IOR/W, MEMRD/WR on | 25 | _ | |
| T41 | RTCRD, RTCWR, RTCAS delay from CMD on | 40 | | _ |
| T42 | RTCRD, RTCWR, RTCAS off to CMD off | 60 | _ | |

₹

T-52-33-15

| PARAM | DESCRIPTION | MIN | MAX | NOTE |
|-------|---------------------------------|-----|-----|--------------|
| T43 | RTCRD, RTCWR, RTCAS pulse width | 325 | | - |
| T43A | CMOSA(12:0) on from CMD on | 40 | _ | <u> </u> |
| T44 | CDSETUP(7:0) setup to ADL on | 15 | _ | _ |
| T45 | CDSETUP(7:0) hold from ADL on | 25 | _ | _ |
| T46 | CDSETUP(7:0) hold from CMD on | 30 | | _ |

Table 10. Peripheral Bus Cycle (in nsec)

Notes: 1. The FE5000 allows SD bus valid to be later than CMD active.
2. T26 for MEMRD/WR follows CMD input.




Figure 41. Peripheral Bus Cycle

| PARAM | DESCRIPTION | MIN | MAX | NOTE |
|-------|-------------------|---------|-------------|--------------|
| T1 | MHZ28 period | 35 | | |
| T2 | MHZ28 low time | 17 | | _ |
| Т3 | MHZ28 high time | 16 | _ | |
| T4 | MHZ30 period | 33 | _ | - |
| T5 | MHZ30 | 18 | | |
| T6 | MHZ30 high time | 15 | | <u> </u> |
| T7 | MHZ14 period | 70 | _ | |
| T8 | MHZ14 high time | 20 | _ | |
| T9 | MHZ14 low time | 20 | | _ |
| T10 | CLK287 period | 105/100 | _ | 1 |
| T10F | CLK287 rise time | _ | 10 | 3 |
| T10R | CLK287 fall time | _ | 10 | 3 |
| T11 | CLK287 high time | 28 | _ | 4 |
| T12 | CLK287 low time | 62 | _ | 4 |
| T13 | CLK8742 period | 105/100 | - | 1 |
| T14 | CLK8742 low time | 33 | <u> </u> | - |
| T15 | CLK8742 high time | 33 | - | - |
| T17 | REFREQ period | 15us | | 2 |

Table 11. Clock Cycle Times (in nsec except where noted)

- Clock derived from 28 MHZ, unless optional 30 MHZ is used.
 50% duty cycle.
 Rise and fall times are measured between 0.8 V. AND 2.0 V.
 Clock low time measured at 1.0 V, clock high time measured at 3.6 V.




Figure 42. Clocks Cycle

1

| PARAM | DESCRIPTION | MIN | MAX | NOTE |
|-------|------------------------|-----|-----|------|
| T1 | INTR output delay | | 100 | |
| T2 | INTR hold to INTACK on | 10 | 32 | 1 |

Table 12. Interrupt Cycle (in nsec)

Note

1. Interrupt inputs must be held until the first Interrupt Acknowledge cycle begins.




Figure 43. Interrupt Cycle




Figure 44. 132 JEDEC Flat Pack Packaging Diagram




Figure 45. Socket Diagram