

ET2000 386/486 WB Chipset Specifications

| | | | |
|---|--|------------------------------------|---------------|
| Process technology used | 0.8μ CMOS | Programmable wait states | Yes |
| CPUs supported | Intel 80486, 80486SX | On chip cache controller | Yes |
| | AMD Am386DX Am486DX Cyrix 486DLC | Support 8kx8 and 8kx9 TagRAM | Yes |
| CPU speed supported | 16/20/25/33/40/50 MHz | Cache update scheme | Write back |
| CPU speed supported in 386 system (No external PALS required) | Intel 80387/ Cyrix/IIT/ULSI/ WEITEK 3167 | Cache organization | Direct mapped |
| | | Data cachesize | 32KB- 1MB |
| Coprocessors supported in 486 system (No external PALS required) | WEITEK 4167 | Non-cacheable support | Yes |
| | | Each non-cacheable region size | 512KB-32MB |
| AT clock generation | Async/Sync | Zero wait state cache read hit | Yes |
| Programmable AT bus clock | Yes | Zero wait state cache write hit | Yes |
| Hardware/Software turbo switching | Yes | SRAM Burst mode support | Yes |
| Page Mode DRAM control | Yes | 2-1-1-1, 2-2-2-2, 3-1-1-1, 3-2-2-2 | |
| Double word interleave control | Yes | DRAM Burst mode support | Yes |
| DRAM type supported | 256K/1M/4M/16M | External TTL component | 11 ~ 13 |
| Mixing DRAMS | Yes | SRAM speed required @ 50MHz | 20ns |
| Concurrent and AT Refresh | Yes | SRAM speed required @ 40MHz | 20ns |
| Shadow RAM range maximum size/block size | 256 KB/64KB | SRAM speed required @ 33MHz | 20ns |
| | | SRAM speed required @ 25MHz | 35ns |
| Support EISA/ISA bus compatibility | Yes | AENx generator | Yes |
| Support Local Bus | Yes | Fast gate A20 | Yes |
| PQFP package: | ETISP - 184 | Fast reset | Yes |
| | ETCMC, ETEBC, ETEDB -160 | | |

Maximum Physical DRAM 256MB

1900 McCarthy Boulevard, Suite 110
Milpitas, California 95035 USA
FAX (408) 432-8146 , Tel (408) 432-8147

ETE Q

Microsystems, Inc.