[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**440 series:
***440FX (Natoma)       05/06/96...
***440LX (Balboa)       08/27/97...
***440BX (Seattle)      c:Apr'98...
***440DX (?)            c:?...
***440EX (?)            c:Apr'98...
***440GX (Marlinespike) 06/29/98...
***440ZX & 440ZX-66 (?) 01/04/99...
***440ZX-M (?)          05/17/99...
***440MX (Banister)     05/17/99...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C088     PC/XT Integration Chip                              <91
***Info:...
***Configurations:...
***Features:
o   Fully IBM-PC/XT compatible
o   82C84 Clock generator with 2 clock-inputs to generate the CPU 
    clock. These are 14.318 MHz and 30 MHz which will support 4.77 MHz
    and 10 MHz CPU clocks with 1/3 duty cycle.
o   82C88 Bus Controller
o   82C37 4 channel DMA controller, channel is used for DRAM refresh
o   82C59 8 channel interrupt controller, level is used for system 
    time base, and level 1 for keyboard input 
o   82C53 3 channel timer, channel is used for system time base, 
    channel 1 for DRAM refresh, and channel 2 for speaker audio
o   82C55 Peripheral l/O r used for keyboard interface and system 
    configuration switch (same as the PC/XT)
o   74322 Keyboard interface, supports PC/XT type keyboard
o   74280 Parity check and generator
o   74670 4 bit page register for DMA
o   Wait state logic
o   NMI control logic
o   ROM decoder for one 2764 and one 27256
o   RAM decoder for 4164 or 41256 DRAM
o   H/W and S/W CPU speed change and indicator
o   Built-in delay line for RAS, CAS
o   Low power consumption: less than 300 mW at 10 MHz CPU speed
o   Small PCB size: 100 pin plastic Flat package

**UM82C230     286AT MORTAR Chip Set                               <91...
**UM82C210     386SX/286 AT Chip Set                               <91...
**UM82C3xx     Twinstar & UM82C336F/N & UM82C39x [no datasheet]      ?...
**UM82C380     386 HEAT PC/AT Chip Set                             <91...
**UM82C480     386/486 PC Chip Set                                 c91...
**UM82C493/491 ??????????????? [no datasheet]                        ?...
**UM8498/8496  486 VL Chipset  "Super Energy Star Green"[no dsheet]c94...
**UM8881/8886  HB4 PCI Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8890       Pentium chipset [no datasheet]                        ?...
**
**Support Chips:
**UM82152      Cache Controller (AUStek A38152 clone)              <91...
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W86C452   I/O controller for IBM PC/AT                         Jul89
***Info:
GENERAL DESCRIPTION

The W86C452 is an enhanced dual-channel version of the popular W86C450
asynchronous  communication element  (ACE) fabricated  using WINBOND'S
CMOS process.  It is  equivalent to VL160452  of the  VLSI Technology
Inc.

The  device   supports  two  serial-to-parallel   conversion  on  data
characters  received  from  a  peripheral  device  or  a  MODEM.   and
parallel-to-serial  conversion on  data characters  received  from the
CPU.

The CPU  can read the complete status  of the UART at  any time during
the  functional operation.  Status  information reported  includes the
type and condition  of the transfer operations being  performed by the
UART as  well as  any error conditions  (parity. overrun,  framing, or
break interrupt).

The UART includes  a programmable baud rate generator  that is capable
of dividing the timing reference clock input by divisors of l to (2^16
-1), and  producing a 16 x  clock for driving  the internal transmiter
logic. Provisions  are also included to  use this 16 x  clock to drive
the  receiver  logic.   The  UART includes  a  complete  MODEM-control
capability  and  a  processor-interrupt  system.   Interrupts  can  be
programmed  to  the  user’s  requirements,  minimizing  the  computing
required to handle the communications link.

In addition  to its communication interface  capabilities, the W86C452
provides the user with  a fully bidirectional parallel Centronics type
printer.  This part  allows  information received  from either  serial
communication port to be printed from the dual ACE.

***Versions:...
***Features:...
**W86C456   I/O controller [no datasheet]                            ?
**W860551/P UART with FIFO and Printer Port Controller             <94...
**
**Other:...
*ZyMOS...
*General Sources:...