[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**8289        Bus Arbiter (808x)                                   c79
***Notes:...
***Info:
The Intel 8289 Bus Arbiter  is a 20-pin, 5-volt-only bipolar component
for use  with medium to large iAPX  86, 88 multimaster/multiprocessing
systems.  The  8289 provides system  bus arbitration for  systems with
multiple bus masters, such as an  8086 CPU with 8089 IOP in its REMOTE
mode, while providing bipolar buffering and drive capability.

FUNCTIONAL DESCRIPTION

The  8289  Bus Arbiter  operates  in  conjunction  with the  8288  Bus
Controller  to interface  iAPX  86, 88  processors  to a  multi-master
system bus (both  the iAPX 86 and iAPX 88 are  configured in their max
mode). The processor is unaware  of the arbiter's existence and issues
commands as  though it has  exclusive use of  the system bus.   If the
processor does  not have the use  of the multi-master  system bus, the
arbiter prevents the Bus  Controller (8288), the data transceivers and
the address latches from accessing the system bus (e.g. all bus driver
outputs are forced into the  high impedance state).  Since the command
sequence was  not issued by  the 8288, the  system bus will  appear as
"Not Ready" and  the processor will enter wait  states.  The processor
will remain  in Wait  until the  Bus Arbiter acquires  the use  of the
multi-master  system bus  whereupon  the arbiter  will  allow the  bus
controller, the  data transceivers, and the address  latches to access
the system.   Typically, once the command  has been issued  and a data
transfer has taken place, a transfer acknowledge (XACK) is returned to
the processor to indicate" READY"  from the accessed slave device. The
processor then  completes its transfer cycle. Thus  the arbiter serves
to multiplex  a processor (or  bus master) onto a  multi-master system
bus and avoid contention problems between bus masters.

***Versions:...
***Features:...
**82289       Bus Arbiter for iAPX 286 Processor Family            c83...
**82258       Advanced Direct Memory Access Coprocessor(ADMA) 01/01/84...
**82335       High-Integration Interface Device For 386SX      c:Nov88...
**82360SL     I/O Subsystem                                   10/05/90...
**82370       Integrated System Peripheral (for 82376)         c:Oct88...
**82371FB/SB  PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95...
**82371MX     Mobile PCI I/O IDE Xcelerator (MPIIX)           11/01/95...
**82371AB     PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4)     02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB)   c:Mar93...
**82378       System I/O (SIO) (82378IB and 82378ZB)           c:Mar93...
**82379AB     System I/O-APIC (SIO.A)                           <Dec94...
**82380       32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB  PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384       Clock Generator and Reset Interface                  c86...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5571           (Trinity) Pentium PCI/ISA Chipset (75MHz)   <12/09/96
***Info:...
***Configurations:...
***Features:...
**5581/5582      (Jessie)  Pentium PCI/ISA Chipset (75MHz)   <04/15/97...
**5591/5592/5595 (David)   Pentium PCI A.G.P. Chipset        <01/09/98...
**5596/5513      (Genesis) Pentium PCI Chipset               <03/26/96...
**5597/5598      (Jedi)    Pentium PCI/ISA Chipset           <04/15/97...
**530/5595       (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98...
**540            (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x            SoC (System-on-chip)                        <03/14/02...
**
**Support chips:
**85C206     Integrated Peripheral Controller [no datasheet]         ?...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
**Other:
TACT82206  I/O controller (Possibly compatible with C&T 82206)
TACT82300   Not sure if it actually exists.
TACT8230   Not sure if it actually exists.
PCI1050    PCI-to-PC Card Controller
PCI10xx    PCI-to-PC Card16 Controller
PCI1130    PCI-to-PC CardBus Controller
PCI20xx    PCI-to-PCI Bridge

*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved