[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM8890       Pentium chipset [no datasheet]                        ?
***Notes:...
***Configurations:...
**
**Support Chips:
**UM82152      Cache Controller (AUStek A38152 clone)              <91...
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
**VL82C311         SCAMP-DT                                          ?
***Info:
The  VL82C310, VL82C311 and  VL82C311L are  Single Chip  AT, Mid-range
Performance (SCAMP) Controllers for  286- or 386SX-based PC/AT compat-
ible systems. (the VL82C311L is for 286-based systems only.)

The   VL82C310/VL82C311/VL82C311   includes   the   dual   82C37   DMA
controllers,  dual 82C59A  programmable  interrupt controllers,  82C54
programmable inter- val timer,  82284 clock and ready generator, 82288
bus  controller and  the logic  for address/data  bus  control, memory
control, shut down, refresh generation and refresh/DMA arbitration.

The VL82C310/VL82C311/VL82C311  Controllers (from hear-in  referred to
as SCAMP Controllers unless referring  to a specific Controller, which
will be  called out by the  device number) are designed  to perform in
286- or  386SX- based PC/AT-compatible  systems running up to  25 MHz,
and replace the following devices on the motherboard:
o  Two 82C37A DMA controllers
o  Two 82C59A interrupt controllers
o  82C54 timer
o  74LS612 memory mapper
o  82284 clock generator and ready interface
o  82288 bus controller

The SCAMP Controller also includes the following:
o  Memory/refresh controller
o  Port B and NMI logic
o  Bus steering logic
o  Turbo Mode control logic
o  Parity checking logic
o  Parity generation logic

The  SCAMP Controller  supports LIM  EMS  4.0, 287  AMD 387SX  numeric
coprocessors.

The memory  controller logic is  capable of accessing  up to 16  MB of
on-board DRAM.   There can  be up  to four  banks of  256K, 1M,  or 4M
attached  in the  system. the  SCAMP Controller  can drive  four banks
without external  buffering. Built-in Page Mode  operation and two-way
interleaving  allow the  PC  designer to  maximize system  performance
using low-cost DRAMs.  Support is also  included for zero and one wait
state operation of system DRAM.

There are  36 Mapping Registers in  the SCAMP Controller for  full EMS
4.0 standard support. The system allows  backfill down to 256K for EMS
support and provides 24 mapping  registers covering this space. Twelve
of the  36 Page Registers cover  the EMS space from  C0000h to EFFFFh.
All registers  are capable of  translating over the complete  range of
on-board DRAM.   Users preferring  an alternate, plug-in  EMS solution
can disable the  on-board EMS system as well as  system board DRAM. as
required, down to zero.

Shadowing features are  supported on 16K boundarys  between C0000h and
DFFFFh, and  on 32K boundaries  between A0000h and BFFFFh  and between
E0000h and  FFFFFh. Simultaneous use  of EMS, shadowed ROM  and direct
system  board   access  is  possible  in   a  non-overlapping  fashion
throughout this memory space. Control over four access options is pro-
vided. These controls are overridden by  EMS in the segments for which
it is enabled.  The options are:
1. Access ROM or slot bus for reads and writes.
2. Access system board DRAM for reads and writes.
3. Access system board DRAM for reads and slot bus for writes.
4. Shadow setup mode. Read ROM of slot bus, write system board DRAM.

The  SCAMP  Controller  handles  system  board  refresh  directly  and
controls the timing  of slot bus refresh. Refresh  is performed in the
standard PC/AT  Mode where on-  and off-board refreshes  are performed
synchronously.  Refreshes  are  staggered  to  minimize  power  supply
loading and  attenuate noise  on the  VDD and VSS  pins. In  the SCAMP
Controller,  refresh can  be  programmed to  sup- port  CAS-before-RAS
refresh operation  or standard RAS-only refresh  operation.  The SCAMP
Controller supports the PC/AT standard  refresh period of 15.625 us as
well as 125 us.

The VL82C310  (only) has eight Mapping  Registers to support  32 MB of
JEIDA IC Memory Card, also known  as PC Card.  four of these registers
are used as pointers to the CPU memory space between A0000h and FFFFFh
and the other four point to four pages in the IC Memory Card.

The 287 numeric coprocessor is  supported when the SCAMP Controller is
strapped for  286 Mode. When configured  for 386SX Mode,  the 387SX is
supported. A software coprocessor reset  does not leave a 387SX in the
same state  as the reset  of a 287  does. The SCAMP Controller  can be
programmed to disable these software resets if problems arise.
 
The interrupt controller  logic consists of two  82C509 megacells with
eight interrupt request  lines each for a total of  16 interrupts. The
two megacells are cascaded internally and two of the interrupt request
inputs are  connected to  internal circuitry, allowing  a total  of 13
external interrupt  requests.  There  is a special  programmable logic
included in  the SCAMP Controller  which allows glitch-free  inputs on
all the interrupt request pins.

The  interval timer  includes one  82C54 counter/timer  megacell.  the
counter/timer   has  three   independent  16-bit   counters  and   six
programmable counter modes.

The DMA controllers are 82C37 compatible. Each controls data transfers
between an I/O  channel and on- or off-board  memory. DMA can transfer
data over the full 16  MB range available.  There are internal latches
provided  for latching  the middle  address bits  output by  the 82C37
megacells   on  the  data   bus,  and   74LS612  memory   mappers  are
integrated provided to generate the upper address bits.

The SCAMP Controller can be programmed for asynchronous or synchronous
operation of the AT bus.

The  SCAMP  Controller  also  performs  all the  data  buffer  control
functions required for  a 286- or 386SX based  PC/AT system. Under the
control of the  CPU, the SCAMP Controller routes data  to and from the
CPU's D bus,  the internal XD bus, and the slots  (SD bus). The parity
is checked  for D bus  DRAM read operations.  The data is  latched for
synchronization with the CPU. Parity OS generated for all data written
to the D bus.



***Configurations:...
***Features:...
**VL82C311L        SCAMP-DT 286                                      ?...
**VL82C312         SCAMP Power Management Unit (PMU)                 ?...
**VL82C315A        SCAMP II, Low-Power Notebook Chipset              ?...
**VL82C322A        SCAMP II, Power Management Unit (PMU)             ?...
**VL82C316         SCAMP II, PC/AT-Compatible System Controller      ?...
**VL82C323         SCAMP II, 5 Volt Power Management Unit (PMU)      ?...
**VL82C380         Single chip 386DX PC/AT Controller +on-chip cache ?...
**VL82C325             VL82C386SX System Cache controller            ?...
**VL82C335             VL82C386DX System Cache ctrl. [no d.sheet]    ?...
**VL82C315A/322A/3216  Kodiak 32-Bit Low-Voltage Chip Set            ?...
**VL82C420/144/146     SCAMP IV [no datasheet, some info]          c93...
**VL82C480         System/Cache/ISA bus Controller                   ?...
**VL82C481         System/Cache/ISA bus Controller                 c92...
**VL82C486         Single-Chip 486, SC486, Controller                ?...
**VL82C425         486 Cache controller                              ?
***Info:...
***Versions:...
***Features:...
**????????         Cheetah 486, PCI [no datasheet]                   ?...
**VL82C3216        Bus Expanding Controller Cache with write buffer  ?...
**VL82C521/522     Lynx/M                                            ?...
**VL82C530         Eagle Ð                                         c95...
**VL82C541/543     Lynx                                            c95...
**VL82C591/593     SuperCore 590                                   c94...
**VL82C594/596/597 Wildcat                                         c95...
**I/O Chips:
**VL82C106 Combination I/O chip                                      ?...
**VL82C107 SCAMP  Combination I/O chip                               ?...
**VL82C108 TOPCAT Combination I/O chip                               ?...
**VL82C110 Combination I/O chip                                      ?...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved